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CHAPTER I 
INTRODUCTION 
The recent invention of pure fluid or fluidic switching devices 
created a new perspective in the fluid controls area with regard to the 
possible complexity and operation~l speed of .future fluid control sys-
tems. These fluidic components combine no moving parts operation, high 
density packaging and sufficient response times to offer fluid circuit 
designers the appropriate hardware required to construct highly complex 
fluid-operated control systems. The need for this type of system 
exists since hydraulic system designers, particularly in the mobile 
equipment industry, have conceptions and designs for complex fluid .. 
operate.d machines which must be partially or completely controlled 
automatically. 
Automatic control for these machines requires the controlled per-
formance of individual machine tasks together with proper sequencing of 
the individual tasks to accomplish an over-all job. This type of con-
trol requires a machine to possess both individual and master control 
ability. Digital switching or sequential circuits implemented with 
fluidic components offer the fluid circuit designer a way of providing 
over-all machine operation ,sequencing and in some instances a method of 
performing the smaller individual tasks. ·Thus, the purpose of this dis-
sertation will be to develop and s-uggest advantageous ways of designing 
1 
digital fluid control circuits by incorporating sequential circuit 
theory and fluidic hardware. 
Sequential circuit control of machine operation can be represented 
schematically as shown in F~gure 1. The sequential control system co-
ordinates the activities of the individual power systems required to 
perform given tasks. Input signals to the sequential control system 
2 
are derived from meaningful environmental conditions which the power 
systems encounters during the execution of a task. In turn, these-
quential system emits output signals to the power systems to properly 
control their respective responses to particular encountered environ-
mental situations. For hydraulic circuit application, the power control 
systems could be servo-systems, on-off power valves, or other sequential 
control systems. 
Sequential circuits can be divided into two types: synchronous and 
asynchronous. The synchronous sequential circuit must be externally 
timed to produce correct circuit operation.·· An asynchronous circuit is 
designed to be internally self-timed. This self-timing feature coupled 
with faster over-all response time than the synchronous circuit make the 
asynchronous d,.rcuit desirable fqr fluidic circuit applications. The 
faster response time of th,e asynchronous circuit is important in fluidic 
circuit implementations since fluidic component reaction times~ although 
somewhat faster than conventional "moving parts" fluid hardware~ are 
very slow in comparison with electronic computing elements. Because of 
the advantages offered by the asynchronous sequential circuit for 
fluidic circuit design, only this circuit type will be considered in the 
subsequent discussion. 
















Figure 1. Schematic of Sequential Machine Control 
3 
4 
combinational switching circuit in conjunction with feedback delay ele-
ments which define internal states for the total sequential circuit. A 
schematic of the asynchronous sequential circuit implemented in this 
manner is given in Figure 2. The outputs of the combinational circuit 
depend on the unique total states of the combinational circuit inputs. 
The combinational circuit inputs are derived from the combination of 
external input signals and delayed internal state outputs. A particu~ 
lar unique combination of the combined combinational circuit inputs 
defines a sequential circuit total state. The combinational circuit out-
puts consist of external working outputs and internal outputs which 
serve as inputs to the internal state identification elements of the 
circuit. By observing only the external outputs of the sequential cir-
cuit for given changes in external inputs, the circuit appears to 
possess '0memory°' or "decision-making" power since the external outputs 
are not unique functions of the external input combinations. 
The formalized synthesis procedure for the asynchronous sequential 
circuit was first conceived in 1954 by Huffman (12). This procedure 
has been employed extensively in the design of electrical and electronic 
circuits (3, 17) and to a limited but very successful degree in the de~ 
sign of hydraulic control circuits (5, 6). The steps involved in the 
design of the asynchronous sequential circuit can be summarized as: 
1. Derivation of the logic requirements of the circuit 
from logic specifications. 
2. Reduction of these requirements to give a suitable 
minimal or near-minimal state circuit. 
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circuit to provide uniqueness of the circuit's total 
state. 
4. Derivation of the equations representing the logic 
representations of the circuit's external and inter-
nal outputs. 
5. Proper implementation of the logic equations with 
working hardware to perform the required logic 
operations. 
6 
Numerous different sequential circuits which will perform equiva-
lent control functions can be implemented from a given logic specifica-
tion. Thus, the sequential circuit designer can have different circuit 
design criteria dependent on the application for which the circuit is to 
be employed. Due to the premium placed on the operational speed of most 
fluid control systems, the achievement of maximum operating speed along 
with maintaining correct circuit operation will be defined as the design 
criteria to be employed in the synthesis of fluidic sequential circuits. 
To satisfy the above design criteria, it is necessary to evaluate 
the importance of each step in the circuit synthesis procedure in rela-
tion to the selected criteria. st,p l of the synthesis procedure deter-
mines the necessary logic requirements of a given system to perform a 
given task, The logic structure and complexity of the final circuit 
are influenced by the decisions made in the execution of Step 2. How-
ever, neither of these first two steps, when correctly performed, di-
rectly influence the final operating speed or correct operation of the 
circuit. Eacb of the last three steps does affect both.the operational 
speed and correctness of operation. Therefore, succeeding work will be 
primarily concerned with investigating the details of each of these 
7 
three last design steps with the purpose of satisfying the design crite-
ria defined above for fluidic asynchronous circuits. 
In Chapter II, a review of sequential circuit theory will be pre-
sented together with an illustration of the physical circuit model which 
can be employed to design asynchronous sequential fluidic circuits. The 
criteria which assures the fast, safe operation of an asynchronous cir-
cuit are also given. The problem of assigning unique binary code rep-
resentation to each internal state of an asynchronous circuit is 
discussed in Chapter III. A general method of internal state represen~ 
tation is reviewed which provides safe internal circuit operation and 
the fastest over-all circuit action for given logic components. 
After the internal state representation for an asynchronous circuit 
has been determined, the Boolean algebra equations can be obtained for 
representing the logic properties of the combinational portion of the 
asynchronous circuit. The discussion in Chapter IV is concerned with 
implementing these combinational circuit equations such that: 
l, Hazard free circuit operation will result during input 
transitions. 
2. T~e transmission delay of an input signal through the 
combinational oirouit is minimized. 
It is first noted that techniques are available for implementing hazard 
free combinational circuitry without considering the operational timing 
of the logic elemente used to implement the circuit. A method is then 
presented for minimizing the number of logic stages required to imple-
ment a given Boolean equation in AND-OR logic circuit form with limited 
fan-in logic elements. Minimizing the logic stages in a combinational 
circuit minimizes the transmission delay of a signal through the circuit. 
8 
The logic stage minimization procedure provides estimates of both 
the maximum total signal delay encountered in the combinational circuit 
and the maximum and minimum signal delays experienced in the AND por-
tion of the AND-OR combinational circuit. These delay time estimates 
are employed in Chapter V to determine the timing requirements needed to 
control the response of the feedback delay elements in the ci.rcui t and 
for approximating the maximum allowable frequency for external input 
changes to the circuit. Physically providing the control specified by 
these requirements assures the safe operation of the asynchronous 
circuit. 
The operational timing requirements for the fluidic components used 
to implement an asynchronous circuit are considered in Chapter VL Due 
to the required response control of the feedback delay elements in an 
asynchronous circuit, emphasis is placed on developing techniques which 
can be utilized for predicting the response of a basic fluidic component 
that can be_ employed as a feedback delay element. An analytical model 
is developed to predict one component of the total response time for the 
fluidic feedback delay element. The analytical model indicates that the 
:response time of the delay element could be controlled by adjusting the 
shape and magnitude of the input control signal to the element. Experi= 
mental data for the total switching time of the feedback element sub-
stantiates this prediction. 
The control signal trends observed in the combined analytical 
experimental :response time study are 1,.1tilized to formulate a method for 
timing the :fluidic feedback delay elements to satisfy the timing re-
quirements of an asynchronous circuit. By necessity j U1is timing 
method requires expe:dmental switching time data from which the stray 
9 
delay bounds of the feedback element can be determined for a specified 
operational reliability. Physical sizing of the feedback delay elements 
and adjustments in magnitude and shape of the control signals to the 
elements are suggested as methods for timing the feedback delay elements 
such that safe operation of the asynchronous circuit will resulto 
CHAPTER II 
ASYNCHRONOUS SEQUENTIAL CIRCUIT MODELS 
AND DEFINITIONS 
A sequential circuit is an input-output logic circuit whose output 
depends both on present and past history of the input state. An asyn-
chronous sequential circuit is defined as a sequential circuit with each 
internal state being a stable state and whose operational timing is 
internally controlled. The asynchronous sequential switching circuit is 
particl)larly suited for fluidic circuit application since when properly 
designed, the resulting asynchronous circuit produces the fastest pos-
sible circuit response times for a given type of logic hardware. The 
internally timed characteristic of the asynchronous circuit is also 
important since fluid timing sources are difficult to design and 
control. 
To appreciate the problems associated with synthesizing and imple-
menting the asynchronous sequential circuit, it is necessary to under-
stand the fundamentals of sequential circuit theory and how the theory 
can be implemented to produce a physical circuit. This chapter will 
prese:nt a cursory treatment of asynchronous sequential circuit theory 
and physical circuit implementation. Alsoj a summary will be given 
detailing the sufficient requirements for designing the fastest re-
sponding, safe operating asynchronous sequential circuitry. 
10 
11 
Mathematical Definition of an Asynchronous 
Sequential Circuit 
The asynchronous sequential circuit is a logic circuit which has a 
finite number of binary-valued inputs, outputs~ and internal states. 
Thus, the circuit is referred to as a finite-state asynchronous sequen-
tial circuit. The mathematical model of a finite-state asynchronous 
sequential circuit is referred to as a finite-state asynchronous sequen-
tial machine usually shortened to asynchronous machine. 
The asynchronous machine, M, can be defined by the following (20): 
1. A finite set of outputs, z. 
2. A finite set of inputs, X. 
3. A finite set of internal states, Q. 
4. An output map of M termed z of a subset D of Q XX onto Z. z 
5. A transition map of M termed 't' of a subset D't' of Q XX onto 
6. 
Q. 
Each state qj ~ Q is stable. 
Where: 
A state is termed stable for any input x !::: X such that 
if 
·it f9llows that 
( "'f(fi, X) denotes the. next state of machine M if the 
machine is presently in state, qk and receives inputj x). 
12 
The type of asynchronous machine considered in this work will be 
limited to receiving only level signal inputs. Level signals are 
binary valued signals which assume a value of 1 or O for a length of 
time greater than the response time of the circuit. Level input 
asynchronous machines are referred to as fundamental mode sequential 
machines. 
The internal states, q1 , of an asynchronous machine consist of a 
' 
set of machine total state~. A total state is defined by a unique com-
bination (q1 X x1 ) of the internal state, qi, with input xi. Total 
states can be stable under input, xi, thus they are termed stable 
states. Or the total states can be transition states urj.der inputi xi, 
and are referred to as unstable states. Total states can have outputs, 
zi, associated with them in both.the stable ap.d unstable condition. 
Also the total state may not be defined for particular combinations of 
(q1 X xi), thus producing "don't care 19 conditions in the 't' map. A 
similar nondefinitive condition can exist for the output designations. 
If a machine, M, has all total states and outputs defined, then M 
is called pom~lete. If M.is not complete, it is referred to as 
incompletely ~ecified. The incompletely specified type of asynchronous 
machine is the more generil case and the type usually encountered in 
practice, thus this type will be assumed in the following sections. 
Graphical Representation of Asynchronous Machines 
The two principle methods of representing asynchronous machines are 
by the state diagram and the flow table. The two particular represen-
tations described below were formulated by Mealy (18) and Huffman (12), 
re spec-ti vely. 
13 
!h,e State Diagram 
The state diagram of an asynchronous machine, M, is constructed by 
representing each internal state, q~ by a circle in which the particular 
internal state, q., is inscribed. The circles are interconnected by 
J. 
lines which correspond to the transitions designated by the transition 
map, ~. The input, which produced the transition, together with the 
particular stable state output involved are assigned to the correspond-
ing transition line. Thus, if 1'(f.,;_, X..,):: /i with output zi' a line is 
drawn between qi and qk with an arrowhead at qk and with X~/'3; assigned 
to the line. The stable states of an internal state are indicated by 
drawing a looping line from state qi back to qi with proper input-output 
assignment. An example of this type of state diagram for a four state 
asynchronous machine is given in Figure 3. 
The state diagram is used principally to formulate the logic re-
quirements of a machine and for use in studying the logic structure and 
behavior of the machine. Also, most of the published literature de-
scribing the theoretical aspects of sequential machines use the state 
diagram for descriptive purposes. 
The Flow Table 
The flow table representation of an asynchronous machine is formed 
by assigning a table oolumn to each unique machine input and a table 
row to each internal state. Individual locations in the table define a 
total state {f~x Xi) of the machine. Entries into these individual 
locations correspond to the machine's next state and corresponding ex-
ternal output when it is in the particular total states. Three 
14 
Figure 3. State Diagram for a Four-State Asynchronous Machine 
15 
conditions exist for possible machine action with respect to a particu-
lar state: 
1. Xhe machine is in a stable state~ thus the total state 
entry corresponds to the internal state. 
2. The machine is in a transitory or unstable mode~ thereby 1 
causing the total state entry to correspond to the next 
internal state which the machine will occupy, 
3. The machine action is not specified for the particular 
total fi;itate. 
The stable state condition is designated in the total state loca-
tion by a circle in which the corresponding internal state is inscribed. 
The unstable state is identified by placing the internal state to which 
the machine is transferring in the total state location. The unspeci-
fied condition is indicated by placing a dash in the total state loca-
tion. The machine outputs can also be placed in eacl:l, .total state with 
.- - . ~ 
the internal state designated as ~~;'d~ or can alternatively be repre-
sented in a separate output map. Figure 4 shows the flow table repre-
sentation for the machin,e given in state diagram form in Figure 3. 
X, Xi. 
©/z, 10, -- f~z3 
- @/2., 101 @/z'I 
f/z, (/}J/i!3 @/z, f-t/zt1 
f/i!, fz/zt, -- @/~3 
Figure 4. · Flow Table for a Four State 
Asynchronous Machine 
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Asynchronous Machine Synthesis Procedure 
The synthesis procedure commonly employed to design asynchronous 
machines makes extensive use of the flow table. The initial step of the 
procedure is to form the flow table such that each individual stable 
state of the machine is assigned a unique internal state; i.e., one 
stable state per flow table row. The designer then designates the re-
quired machine action by specifying the machine's outputs and transi-
tions for each possible total state that can ever exist in the 
operational history of the machine. The flow table formed in this man-
ner is called a primitive flow table. 
An example is given in Figure 5 of how a primitive flow table might 
have looked for the machine represented in Figure 4. The use of one 
internal state per stable state in the primitive flow table is very 
wasteful with regard to internal state utilization. The number of rows 
in the primitive flow table can be reduced by a process termed 
"merging." Merging the rows of a primitive flow table reduces the 
number of internal states of the circuit. The resulting reduced table 
is referred to as the merged "flow" table. The state reduction problem 
for incompletely specified machines is very complex, especially when 
attempting to minimize the final cost of the circuit. 
Many state reduction techniques are based on finding the minimum 
number of internal states with which to represent a given machine (7, 
25). This does not solve the over-all circuit cost minimization 
problem, however, since the answer is strongly dependent on the cost of 
the particular hardware components used to implement the total circuit. 
The speed and reliability of circuit operation are not directly related 
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to the number of internal states which are employed in the representa-
tive machinei thus~ the state reduction problem will not be considered 
in this study. 
@/z, 10, fy~3 
--- ®?, !0, fs/2¥ 
10, 103 @/r, 10, 
10, f0, @/~3 
-- 10, --- ®/~l/ 
f/2, ®/z3 f~, --
Figure 5. Primitive Flow Table for an 
Asynchronous Machine 
After a suitable reduced state machine has 'been found, the next 
step in the sysathesis procedure is to assign an appropriate set o:f 
binary-valued state ~~ t:o represent the intc1rnal states of the 
machine. For asynchronous machines, the state 1rariable assignment must 
be made such that machine transitions between stable states are definite 
and will lead to the proper stable state regardless of the response 
speed of the circuit elements used to generate the state variables. 
This type of assignment assures that 19 critic al rad.ng'n among the state 
variable elements will not determine the next stable state of an 
' . 
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asynchronous machine following a transition. The state variable 
assignment influences both the speed and correctness of operation of 
the circuit. The state variable assignment problem will be discussed 
in detail in Chapter III. 
When suitable state variable assignment has been made, the circuit 
synthesis problem becomes identical to the design of a combinational 
switching circuit. In a combinational circuit, the circuit outputs 
depend only on the present value of the circuit inputs, thus the past 
history of circuit operation is not a factor. There are hazards which 
arise in the combinational circuit design that must be eliminated for 
proper asynchronous circuit action. These hazards are associated with. 
the imperfect response characteristics of the elements used to implement 
the combinational circuit and can be alleviated by proper selection of 
the logic representation for the combinational circuit outputs. Details 
of the problems associated with implementing combinational circuitry are 
given in Chapter IV. The general aspects of implementing a properly 
timed asynchronous circuit are introduced in the next section of this 
chapter. 
Physical Models for Asynchronous Machines 
The General Model 
The asynchronous machine can always be implemented as a combina-
tional switching circuit with feedback delay elements as shown in 
Figure 6. 
This model utilizes n external inputs x, 5 m external outputs z., 
1 1 
















I I ' L . 
I 
I 
I . L I I I 
I I 
I I 
I L I l I 
I I 













An internal state of the machine is defined as a particular unique set 
of the secondary state variablesQ An example of an internal state for 
a four state variable asynchronous machine could be represented by the 
particular values of the state variables y1 = O; y2 = l; y3 = l; Y4 = O. 
The group of binary digits, 0110, which represent the respective values 
of the binary variables y1 , y2 , y3, y4 is commonly referred to as a 
4-tuple.* This example illustrates a single element set for internal 
state representation, although multi-element sets can also be used for 
defining internal states. The combination of a particular state vari-
able tuple with a particular external input tuple defines a total state 
of the machine. 
The external outputs, z1 , and the internal outputs, Y1 , of the 
combinational circuit are binary-valued functions of the internal and 
external inputs, thus functions of the total state. These outputs are 
expressed by the Boolean relationships. 




*Ann-tuple is an n digit binary representation1 i.e.~ e -
. (e1 ,e2, •• ,e1 , •• ,en) is an n-tuple where e1 = 0 or 1. 
(2-1) 
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y, = y, (x. 1 X;1., • - D, X;. > 
The objective of the asynchronous circuit synthesis procedure is to 
arrive at appropriate Boolean expressions as indicated by Equation.s 
(2-1) and (2-2) for the combinational circuit outputs. The Y. defined 
l. 
by Equation (2-2) are known as next state equations and are derived from 
the 't--map defined previously in this chaptero 
In the implementation of the asynchronous model with physical 
components~ a delay always exists for the transmission ot an input 
signal through the combinational circuit to form a circuit out.put. This 
delay is created by the response times of the logic elements used to 
implement the combinational circui_t o The response time of an operation= 
al logic element must be finite 5 thus the element delay time can be con-
sidered bounded by a maximum delay of .L'.\MAX• Since fluctuations in 
operating conditions can cause the switching tlme of a logic element to 
vary from one operating time to a.nother'l the delay time of the log:iLc 
element can stray in value at different actuation times. The delay time 
of a logic element can be considered a time varying delay defined by an 
upper and lower bound. Such a variable delay logic element is termed a 
,bounded stra_Y. ~ logic element~ where the bounded stray delay~ l':::.( t.) ~ 
is defined as~MIN ~ ~(t)~ 1'.MAX. The minimtu11 stray delay limlt for 
the combinational circuit element is not important with respect to the 
correct operation of an asynchronous circuit; therefore~ the combina-
tional element delay can be defined by O ~ ./;;( t) ~ b. MAXs would be d·e-
termined from experimental switching time data for the combinational 
circuit elements" 
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For certain transitional properties of an asynchronous circuit~ the 
feedback delay elements shown in Figure 6 must be controllably timed to 
a1Ssure correct circuit operationo The purpose of timir.1.g the feedback 
delay elements is to allow the combinational circuit to stabilize before 
the state variable signals change. This feedback delay timing require-
rrient represents the most critical problem encountered in the internal 
physical design of an asynchronous circuit. The switching time of the 
feedback element must be controlled between the defined delay bounds of 
~ db. MIN an MAX 0 The lower delay bound 9 ti.MIN' is determined by the amount 
of delay required to assure safe operation of the circuit. The upper 
. fl delay bound, MAX' would be obtained from the variance in the sw1,.tching 
time data for an element operating with a lower bound of~MIN" The re-
quired reliability for the switching time of the feedback delay element 
determines the magnitude of the delay bound difference~ .liMAX - .liMIN" 
The upper delay bound, D.MAX' would influence the maximum allowable 
operating speed of the circuit. 
The general scheme for physically implemen:cing a fast responding 
asynchronous circuit will be to construct the combinational circuit with 
fast-acting bounded delay components and control the feedback element 
response time to properly time the over-all ,:;:ircuito It s;h.ould be noted 
that the stray delay times for the combinational elements have to be 
known or measured, but not controlled to properly implement the asyn-
chronous circuit. This design philosophy constitutes the reason for 
developing the methods for controlling the timing of the fluidic feed= 
back delay element which are presented in Chapter VIo 
Asynchronous Machine Model Utilizing S-R Flip-Flop 
Elements for Feedback Delay Elements 
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To achieve the most advantageous implementation of an asynchronous 
circuit with a particular type of logic hardware requires that circuit 
logic and physical requirements be matched with the chosen hardware's 
operating properties. For the case of employing fluidic components to 
implement asynchronous circuitry, it proves advantageous to use set-
reset flip-flops for the feedback delay elements. The set-reset (S-R) 
flip-flop is a two input, two output basic memory device as shown 
schematically in Figure 7. The logic equations for the S-R flip-flop 
can be expressed as 
Y = S + R~ 
RS= 0 
(2-3) 
From Equation (2-3), it can be seen that the S-R flip-flop will be se t 
to the output state y = 1 by the set signals. This y = 1 signal will 
be held in memory by the flip-flop until a reset signal, R, is received. 
This hold feature of the flip-flop device is represented by the term Rl. 
The condition, RS= o, is specified to prevent a r eset and set signal 
from being applied simultaneously to the flip-flop device. 
The fluidic S-R flip-flop can be constructed as a basic one- piece 
component. This one fluidic element can provide needed signal amplifica-
tion in the circuit and produce both the uncomplemented and compl ement ed 
value of the state variable signals. In addi t ion , the flip-fl op el ement 







Figure 7. Schematic of Set-Reset Flip-Flop 
Output Si gnal 
-
Complemen: ted 
gnal Outp~t Si 
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one-component fluidic flip-flop represents a significant implementation 
advantage over the multi-component construction of an electronic flip-
flop. 
When the general asynchronous model in Figure 6 is implemented with 
S-R flip-flops in the feedback delay line, the machine model is as shown 
in Figure 8. The representative next state equations for the S-R flip-
flop inputs in Figure 8 are: 
• 
St= 5.J,(X1) X2.; • • ") X;) • • "> Xn; d'' 'v •·',JJ-t,:J.i~,1 .. ,.,~,) (2-4) 
I?;= lr,i (Xu Xt 1 " 0 ) )(J,) ••'I J?n; 'J/J ,~, '• ".) Ji.·1, 'di-1-1, "'J ~JJ 
• 
SL:S.1.(,v X •• • X'.' •••, V '4f 41-i " 1 ')41' • ',·411 } « ~ "'11 2) I -"'I ~I 0/J (j) d") ~?e•/ 
lrJ = tf1e(x1, X:z.,, .. ·, x,.;,) • · ·1 x/11; 1,, 1i, , · ·) :") .. , JJ-1) 
Summary of 0°Fast, 11 19 Safe uo Asynchronous 
Circuit Design Criteria 
The general properties of the asynchronous circuit have 'been dis-
cuseied in this chapter. The design criteria sufficient to insure safe 
circuit operation and fastest possible circuit response can now be 
defined more close'ly. 
Safe Operatin5 Requirements 
The requirements for designing safe operating asynchronous circuits 































Figure 8. Asynchronous Machine Model With S-R Flip-Flops in: the 




1. The requirements which insure correct operation of the 
internal circuit. 
2. The restrictions placed on the external environment which 
communicates with the asynchronous circuit. 
The internal circuit requirements have been discussed previously in this 
chapter and can be summarized by: 
1. The elimination of hazards in the combinational portion 
of the asynchronous circuit. 
2. The assignment of a state variable code such that no 
critical races will occur among the secondary state 
elements during circuit transitions. 
3. The proper timing of the secondary state elements so 
that the combinational circuit will stabilize before 
the secondary state signals change. 
The first and second intern.al circuit requirements can 'be fulfilled in 
the synthesis stage when deriving the logic equations which describe the 
circuit. The third requ:i.rement must be satisfied by physically timing 
or delaying the seco11cl.ary state elements to allow sta.biHzation of the 
combination.al circuit. 
The restrictions which must be placed on the external enviro:n.ment 
that furnishes inputs to the asynchronous circuit are defined 'by the 
following: 
1. The external inputs must change one at a time; Leo~ the 
next input must be adjacent* to the present input." 
*C " ' ( ) ons1a.er x19 x2 ~ooo~X 
where x. :::: 0 or 1 o Two inpB:t 
(x1 ',x2 =I,~ ••• 9 xn 1 ) are said to 
equal. 
to be an input combination to the ci::cuit, 
combinations (x19 x,"~. o. ~x ) and · 
be adjacent if x. ft x. 1 w~th all other x 0 s 
-- 1 1. 
2. The rate at which the external inputs can be changed 
must be limited to allow the total asynchronous circuit 
to settle and thus reach a stable state. 
The first external restriction can be met by physically allowing only 
adjacent external inputs to the asynchronous circuit. The second re-
striction limits the frequency at,which the external inputs can be 
changed. This limiting frequency is a function of both the response 
times of the elements used to implement the internal circuitry and the 
way that state variable and output assignments are made in the circuit 
synthesis procedure. 
Fast Operating Requirements 
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To maximize the operating frequency of an asynchronous c:ircui t ~ one 
must cons:!.der circuit speeding techniques in the synthesis procedure to-
gether with the use of fast-acting logic components to implement the 
circuit. The techniques employed in the synthesis procedure to obt:ain 
the fastest possible asynchronous circuit action are concerned with the 
type of assignments made to the secondary state variables 1 with the 
specification of any possible external output changes and with the type 
of logic equations used to represent the combinational portion of the 
asynchronous circuito The fastest possible asynchronous circuit for 
given logic hardware can be obtained when the following techniques are 
employed: 
lo Only one state variable is allowed to change during any 
given circuit transition~ thus eliminating any cycling 
of the state variableso 
2 o If an external output change is specd.fied for a 
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particular transition, the output change will be 
initiated at the start of the transition. 
3. The delay time of a signal passing through the combi-
national portion of the circuit is minimized. 
These requirements do not conflict with the previously defined safe 
operating requirements for the asynchronous circuit. In fact, the first 
of the above requirements represents a much more severe restriction on 
the type of state variable assignments which can be made for a given 
asynchronous circuit. 
One general state variable assignment which satisfies the above 
requirement of one state variable change per transition will be dis-
cussed in Chapter III. The specific effects of specifying the output 
change stipulated by the second requirement will be given in Chapter V. 
The minimization of the delay time of a signal passing through the com-
binational circuit can be achieved by employing two-level logic* equa-
tions to represent the logic requirements of the circuit. This type of 
equation representation Will be,discussed in more detail in Chapter IV. 
*Two-level logic refers to a logic circuit in which a signal never 
has to pass through more than two circuit elements to generate a speci-
fied logic function. Common two-level logic circuits are AND-OR cir-
cuits represented by a sum of products Boolean equations and OR-AND 
circuits represented by a product of sums Boolean equation. 
CHAPTER III 
STATE VARIABLE ASSIGNMENT 
The internal states of an asynchronous circuit provide memory 
capacity which a circuit, designer can utilize to give an automated 
machine 19 deoision-making 11 ability. To physically implement the asyn-
chronous circuit, a unique assignment of secondary state variables must 
be made to each internal state. In addition to being unique, the state 
variable assignment must produce safe circuit action regardless of the 
individual operating speeds of the physical elements used to implement 
the state variables. The latter requirement is commonly referred to as 
the avoidance of "critical racing" among the state variable elements 
during circuit transitions. The fast operating requirement defined in 
Chapter II for asynchronous fluidic circuits specifies that only one 
state variable will be allowed to change during a transition from one 
stable state to another. State variable assignments which satisfy this 
requirement automatically eliminate the critical race problem and must 
then meet only the uniqueness requirement. 
This chapter will first consider by illustrative example the prob-
lems encountered in making a state variable assignment to achieve safe 
circuit operationo A technique will then be presented which meed;s bot:h 
the safe and fast operating criteria defined for the design of asyn-
chronous fluidic circuits. This technique was originally proposed by 
Huffman (11) and has been recently discussed by Miller (20). An example 
30 
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will be given of the application of the technique for making state vari= 
able assignment to a typical reduced flow tableo 
The State Variable Assignment Problem 
As defined previously~ the state variable assignment problem con-
sists of assigning an appropriate set of binary-valued state var::!.a'bles 
to represent the internal states of a circuit. This assignment must 
provide uniqueness to each state and cause proper circuit action during 
any transitions. The following discussion should illustrate and define 
the aspects of the problem. 
Consider the reduced flow table shown in Figure 9. There are four 
internal states which must have unique safe operating state variable 
assignments. At least two state variables must be used to represent the 
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Figure 9. Reduced Flow Table for a Circuit 
With Four Internal States 
number of internal states~ the minimum number of state variables 9 Ra o· 
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which could be used to represent the circuit is given by the condition 
Z 110 ~ N 
or 
(3-1) 
The four possible binary combinations for the two state variables y1 , y2 
are shown in 2-cube representation by Figure 10. 
to 11 
"J• .,,. 
o o ...__---.,--------·!' 01 
Figure 10. The 2-Cube Representation for 
Possible Two State Variable 
Combinations 
Adjacent state variables are represented by adjacent vertices 
on the 2-cube. Thus 1 the objective of the state variable assignment 
methods considered in this work will be to make assignment of adjacent 
cube vertices to the internal states of a circuit between which transi= 
tions exist. When adjacent state variable assignment is achieved w~th n 
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state variables, the states of the circuit are defined as being embedded 
in then-cube. Embedding the state of a circuit in an n-cube assures 
that critical racing among the state variable elements cannot happen 
sinc e only one state variable is allowed to change during a transition 
from one state to another. It should be noted that to achieve safe cir-
cuit operation while disregarding the circuit speed, the states involved 
in transitions can be unstable transitory states as well as stable 
states. 
The circuit represented in Figure ll(a) cannot be embedded in a 2-
cube since the requirement of changing one yi at a time cannot be satis-
fied for all required transitions. For example, refer to the state 
variable assignment shown in Figure ll(b). 
Transitions between states q3 and q2, q3, and q4, q4 and q1 , q1 and 
q2 are possible by changing only one y1 • However, transitions between 
q3 and q1 , q4 and q2 involve simultaneous changes of both state vari-
ables, This creates a critical race condition in the state variable 
assignment. For instance, notice the transition which occurs when the 
circuit is in stable state q1 and receives input x3• The flow table 
dictates that the circuit state be transferred to stable state q3; 
therefore, both state variables receive signals to change f r om y1 = 0~ 
y2 = 0 to Yl = 1, y2 = 1. If the y2 state variable element reacts 
faster than the y1 element, the state variables will change to y1 = 0~ 
y2 = 1. This assignment ident ifies s table st ate q2 , thus the excitation 
signal which originally called for y1 to change will be lost and the 
circuit could terminate in an erroneous stable state . The same condi= 
tion exists if t he y1 element is faster than t he y2 element . For 
assured correct circuit operation, the react ion times of the two state 
X, X;1.. X3 XL/ 
(i) f:z. 13 (i) 
'f-3 (i) (i) t' 
0 ft/ (j) f'I 
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(b) State Variable Assignment 
Figure 11. Example State Variable Assignment 
3,, LlJ· 
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variable elements must be identical, which for practical purposes is 
physically impossible. Therefore, a different state variable assignment 
must be made to eliminate the critical race condition. This can be done 
through the process of 11 splitting 11 the stable states of the original 
flow table to obtain the adjacency requirement for embedding the circuit 
states in then-cube. In general, when the original number of state 
variables is equal to the minimum as determined by Equation (3-1), state 
splitting to achieve embedding requires additional state variables. 
For the example problem, one can intuitively split the states as 
shown in Figure 12. As indicated by the arrows in Figure 12, more than 
one transition is sometimes required to transfer from one stable state 
to another stable state. For these multiple transitions, the state 
variables are "cycled" through unstable transitory states which provides 
circuit action with only one yi state variable change per transition. 
In Chapter V, it will be shown that state variable cycling could sub-
staptially decrease the frequency at which a given asynchronous circuit 
can be operated. This decreased operating frequency results from the 
additional time which must be allowed for the state variable signals to 
traverse the combinational circuit for each cycle. 
The state assignment in Figure 12 splits the four original internal 
states into eight states or, viewed differently, the assignment has pro-
vided four sets of two 3-tuple state variables y1 , y2 , y3 to represent 
the internal states. These sets of 3-tuples possess special properties 
which make it possible to transfer from one to any other of the internal 
states while meeting the requirement that only one yi change occur dur-
ing a state transition. These properties can be summarized by: 
1. Then-tuples included in each state set j S, are 
.q, 
(OOO)W-------
(a) 3- CUBE STATE ASSIGNMENT 
qi 0 0 0 .© qa I qi\ 
qf 0 0 I !- - ' "a, 
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q4 I 0 · o \ qi ~I Cl4 \ 
q4 I I 0 - - \ Clz J 
s, 
qi [(000) ,(001)) 
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Figure 12. Example of State Splitting 
connected*, thus the S sets are connected sets. 
2 . The four S sets are adjacent since there exists at least 
one n-tuple in each S set that is adjacent to at least 
one n-tuple in the other S sets. 
3. The four S sets are coupled since each connected S set 
is adjacent to the other S sets. 
4. Since the S sets are coupled, they are defined as inter-
meshed sets when associated with the internal states, qi' 
of a circuit. 
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When the internal states of a circuit can be assigned intermeshed 
sets of n-tuple state variables, the states can always be embedded in an 
n-cube, thus eliminating concern about critical racing among the state 
vari able elements. General methods which generate intermeshed sets with 
no trial and error involved have been developed and are discussed by 
Huffman(ll), McCluskey (15) and Miller (20). The minimum number of 
state variables required for formulating intermeshed sets by a general 
method has been shown to be 2R - 1 (11). This method guarantees that no 
0 
more than four cycles will be required during a transition from one 
stable state to another. Thus, a limit can be set on the number n of 
state variables needed to represent a N inter nal state asynchronous cir-
cuit if cycles can be permitted in the sta te vari able assignment. This 
limit can be defined as: 
(3-2) 
*A pair (k1, k2 ) of n-tuples (y1, Y2, ••• , Yn) is called connected 
if there is a sequence of adjacent n-tuples of S tha t starts with k1 and 
ends with k2• 
The asynchronous circuit designer can be guided by Equation (3-2), 
when searching for an acceptable state variable assignment since it is 
usually possible to find an assignment by exhaustive search (i.e., ex-
amining all possible cases) which will require less than 2R -1 state 
0 
variables. However, for circuits with more than eight internal states, 
such a search can become extensive• and the trend would be to employ a 
general method of assignment for larger circuits. 
After state assignment has been made to a flow table, the excita-
t ion matrix can be written t o r epresent the input signals for the ele-
ments used to physically implement the state variables. This is 
accomplished by assigning present state variable values to the stable 
s t ates and next sta t e val ues to t he unstable transitory states. Figure 
13 illustrates t he exci t ation matrix for t he state variable assignment 
shown in Figure 12. The excitation signals for the state variable ele-
ments can be read from the excitation matrix in Boolean algebra equation 
form. This solves the state variable assignment problem for the partic-
ular example considered in the above discussion. This example problem 
and associated description should provide insight into the state vari-
able assignment problem and aid the reader in understanding the method 
presented in the next section. 
*McCluskey and Unger (16) show that the state assignment possibil-
ities for a nine stat e synchronous circuit with four state variables 
would number approximately 10.8 million. For asynchronous circuits , the 
number would be less due to the critical race elimination requirement , 
but the trial of all possible remaining cases would still represent a 
formidable task. 
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Fast Operating State Assignment 
The state variable assignment used for the example problem in the 
preceding section did not meet t he fast operating criteria presented in 
Chapter II. This criteria allowed only one state variabl~ yt' to change 
during a transition from one stable state to another stable state. This 
requirement excludes the method of using cycling among unstable transi-
tory states to avoid critical races. A general method for meeting the 
specified fast operating conditions with regard to state variable 
assignment is given in the following section. 
Formulation of Technique 
The circuit operating r equirement imposed by the fast operating 
criterion specifies that only one state variable change during transi-
tion from one stable state to another stable state. A state assignment 
method which meets this requirement has been suggested by Huffman (11). 
To facilitate under standing of this method, it is convenient to intro-
duce the following symbology: 
Si - The sets of state va~iable n-tuples (y1, Y2, ••• , Yn) 
assigned to the internal states, qi' of the circuit. 
yi - Binary-valued state variables.· 
qi - Internal sta tes of t he circuit. 
n - Number of st at e var iables r equired in t he assignment. 
N - Nwnber of internal st ates i n t he c i r cuit. 
R - Minimum number of s t a t e variaples r equir ed to r epresent 
0 
N inter nal stat es. 
EB - Symbol for modulo- two sum. 
The method assumes the number of internal s t at es invol ved to be a 
41 
power of two and requires N-1 state variables to represent the internal 
R 
0 states, Therefore , N = 2 and the internal states are denoted by q0 , 
q1 , ••• , qN-l' To determine how the (N-1)-tuples for the y1 , y2 , •••, 
yN-l state variables are to be assigned to the internal states, a group 
z2 , •••, zR) is formed. Each zi is defined by t he 
0 
modulo-two sum of certain yi state variables. The state variable yi 
enters into the zR modulo-two sum if the binary representation of i has 
0 
a 1 bit in the least significant place~ The state variable yi is in-
eluded in the zR _1 sum if i has a 1 bit in the second least significant 
0 
place, etc, 
Thus, the R0 -tuples (z1 , z2 , ••• , zR) can be formed as shown in 
0 
the following set of equations: 
1Ro = d I IP /3 ~ Js '7 • • • · 
1Ko -1 =- 1;i. @ "J3 $ dYJ $ . . • 
'J'R0 -;1. "" "J11 Q) ~s (1) ~ @ • • • 
The decimal eql,l.i.valents of the binary valued R -tuples 
0 
(3-3) 
(z1 , z2 , ••• zR) are then derived by assigning all possible tuple values 
0 
to the yi's involved in the modulo-two sums given by Equation (3-3). 
These decimal numbers will range from Oto N-1. The Si set of state 
variables yi, y2, ••• , yN-l' is obtained by assigning to Si all the N-1 
state variable tuples which give the decimal number equivalent of i to 
the R0 -tuple (z1 , z2 , ••• , zR ). The set Si of state variable tuples is 
0 
then assigned to the internal state qi, Miller (20) shows tha t the Si 
sets generated in this manner are intermeshed, thus it is always pos-
sible to obtain transition from one Si set to ~nother by changing only 
one yi state variable. Therefore, this state variable assignment can 
be used for synthesizing a fast operating asynchronous circuit. 
Example of Method 
~e method can be illustrated by assuming the number of internal 
states for a circuit to be four; i.e., q0 , q1 , q2, q3 • Therefore, 
N = 4, R0 = 2 and n = 3. The state va:riablel;l y1 , y2 , y3 wi.11 be used 
to identify the internal states of the circuit. The R -tuples 0 . 
Cz1 , z2, ••• ,ZR) will be represented by the 2-tuple (z1, z2) which 
0 
can be generated by: 
'J2 = "J, $ d3 
'Ji = d:L (J) c/3 
(3-4) 
The Si sets of tne state variables employed torepresent the 
internal states qi can be formed by considering th~ decimal equivalent 
values of the binary numbers rep~esented by the 2 .. tuples Cz1 , z2). For 
instance, .let 
Equation.3-4 gives, 
,;/:z. = d' 
d) 1f.3 .- 0 $0 :::: 0 
~' = ~,l. (!fJ ef3 ·- 0 $ 0 = 0 
Binary Decimal 
Number Equivalent 
then (z1, z2) = (o, o) = O 
Thus, the 3-tuple (y1 , y2 , y3 ) 
Likewise, if 
= (o, o, O) would be assigned to set S. 
0 







0 $ .t - .2 
The 3-tuple (y1 , y2, y3 ) = (O, o, 1) would be assigned to set s3 • 
This operation for the total state assignment is summarized in the 
table shown in Figure 14(a). The state variable tuples are assigned to 
the internal state sets which have checks in the corresponding columns. 
Figure 14(b) gives a compact table representation for the state variable 
assignment. 
If a circuit possesses eight internal states, the state variable 
assignment could be generated from the 3.-tuple (z1 , z2, z3), where 
,;}3 j, (:J) 13 $ 1.s $ ,7 
J a. = dJ. (f) d$ (:8 1, e; ,_, 
11 = J9 $ d.s $ 1~ $ d 7 
The procedure outlined above for the 4-state assignment could then 
be followed for obtaining the particular state assignments for the 7-
tuples (y1 , y2 , y3 , Y4, Y5, Y6, y7 ). 
If the number of internal states for a circuit is not a power of 
STATE VARIABLE TUPLE 
(yl• Y2,Ya> 
Y1 ·. Y2 Y3 
0 0 0 
0 0 I 
0 I 0 
0 I I 
l. 0 0 
I 0 I 
I l 0 
I I I 
z - TUPLE Cz1 , z2> DECIMAL EQUIVALENT INTERNAL STATE SETS, Si 
OF z-TUPLE 
zi-y2+ Ya ~·Y1 +ya So s, S2 S3 
0 0 0 " 1 I 3 " 
I 0 .2 " 
0 I I 'v 
0 I I " 
I 0 2 " 
I I 3 " 
0 0 0 " 
(a) STATE ASSIGNMENT GENERATION 
YI y2 
~ I 0: I 0~ 1 ·: I ·: l Decimal numbers represent subscript on Sj 
(b) SUMMARY OF STATE ASSIGNMENT 




two, the state variable assignment generated for the next largest power 
of two can be used to represent the circuit; i.e., if N ~ 3, then the 
state variable assignment for N = 4 could be used. 
The use of the fast operating state variable assignment can be 
demonstrated by considering the problem of making state variable assign-
ment to the reduced flow table in Figure 9. 
For a circuit with four internal states, q0, q1, q2, q3, the state 
variable assignment can be obtained from the state variable chart in 
Figure 14(b) as 
so 
q0 - Cooo), (111) 
sl 
ql - (011), (100) 
S2 
q2 - (010), (101) 
S3 
q3 - <001), (110) 
The s1 sets contain two single connected sets from which any of the 
other states can be reached with only one yi change. This can easily be 
seen on the 3-cube representation of the state variable assignment shown 
.in Figure 15. The resulting flow table with state assignment is shown 
in Figure 16(b) and the e~citation matrix for this assignment is given 







Figure 15. The 3-Cube Representation of State 




The state variable assignment problem for asynchronous sequential 
circuits was discussed in this cnapter. Im g~neral, th!e problem con-
sists of making a state variable assignment to the internal states of 
an asynchr(!)nous circ'Ui t to provide uniqueness for each i.nteroal S!tate 
and also assure that ea.ch circuit transition can be safely.e:xecuted. 
. . ' . . 
An intuitive approach w1;1.s employed to provide an example state variable 
assignment wllich satisfied the above two requirements. This state 
assignment utilized statesplitti~·to achieve a safe assignment in 
which the state variables were cycled through 1.j.Ilstable transitory 
states to avoid critical racing among the state variable elements. This 
state variable assignment example illustrated the general aspects of the 
state assignment problem encountered in the design of asynchronous 
circuits. 
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x, X2 X3 X4 
§) _q, q2 ~ 
Q2 @ @ qo 
~ q3 ® q3 
qo (§) . qi @;) 
(a) REDUCED FLOW TABLE 
Y1 Y2 Y3 x, x2 X3 X4 
0 0 0 - __.;.. qo q, \ q2 \ qo \ Qo 
Q2, \. I I I Qo q, l9.o. -
- -0 I I q2 \ q, 'q, qo 
qi 
I 0 0 q2 ~I & qo 
0 I q2 
---'-- ~ 0 q3 ' q2 q3 \ 
q2 -1 
I 0 I & Q3 q2 Q31 ~
-
\ \ q, -, 0 0 I Qo Q3 ·q3 
q3 
I 
I I 0 'qo Q3 ' q, Q3 I ------ L...-.-,;.. ' 
( b) FLOW TABLE WITH STATE ASSIGNMENT 
Figure 16. Fast Operating State Variable Assignment 
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Y1 Y2 Y3 x, x2. X3 X . 4 
@ qi q2 ~ 
qo 0 0 0 Y1 Y2 Y3 
000 100 010 000 . 
. qo I I I ~ 
qi q2 ~ 
I I I Oil IO I 1n 
q2. @ @ qo 
qi 0 I I 
010 011 011 111 
q2 @ @ qo 
qi I . 0 0 
IOI i'oo 100 000 
@ q3 @ q3 
q 0 I 0 2 
010 110 010 110 . 
@ . Q3 @ . Q3 
q2 I 0 I 
IO I 001 IO I 001 
qo 6)· qi .. (§)· 
q3 0 0 I 
000 001 011 001 
qo e qi e q I I 0 3 
I I I 110 100 110 
Figure 17. Jfuccitation Matrix 
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In the fast operating requirements defined for fluidic circuit 
design in Chapter II, cycling of the state variables was not permitted. 
In the present chapter, a general method was reviewed which provided 
only one state variable change per transition from stable state to 
stable state thereby satisfying the defined fast operating requirement. 
This type of state variable assignment produces the fastest Fossible 
circuit action for given logic elements. Once the state variable 
assignment is made, the Boolean algebra equations representing the 
excitation signals for the state variable elements can be obtained. 
Equations for the external circuit outputs can also be written. 
CB:APTER IV 
COMBINATIONAL CIRCUIT IMPLEMENTATION 
The assignment of a unique set of state variables to each internal 
state of an asynchronous circuit defines each total state as a unique 
combination of state variables and external inputs. This state vari-
able assignment permits the external outputs for the circuit and the 
excitation signals for the internal state variable elements to be 
written as Boolean functions of the circuit total state. The resulting 
Boolean equations can then be used to design the combinational portion 
of the asynchronous circuit. This design is accomplished by implement-
ing the equations with appropriate logic hardware to form physical 
circuits. 
The designer is confronted with three rnajor problems when deriving 
and physically implementing the combinational portion of an asynchronous 
circuit. First 1 the representative logic equations must be haza!'d-free 
to prevent erroneous circuit outputs during circuit input transitio!'l.s. 
These erroneous outputs are caused by the imperfect logic properties of 
the physical components used to implement the circuit. Combinational 
circuit hazards a:i:-e conventionally eliminated by the addition of more 
terms in a logic equation. The hazard elimination problem has been 
extensively studied and sufficient conditions for eliminating hazards 
are well known. Appendix C reviews the hazard elimination problem and 
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presents examples of techniques which can be employed to derive hazard-
free logic equations. 
A second problem encountered in combinational circuit implementa-
tion is that of economics. In general, increasing the complexity of a 
logic equation requires that additional hardware be used to implement 
the equation. This additional hardware usually increases the cost of 
the final circuit; therefore, the circuit designer must ordinarily cop.-
sider minimizing the number of components employed in a circuit to re-
duce cost. A general solution to the problem of producing the most 
economical circuit using known cost components does not exist. However, 
the economics problem as related to fluidic circuit implementation does 
not appear to be critical since the cost of a fluidic circuit is not 
necessarily proportional to the number of components used to implement 
the circuit. Current manufacturing techniques are available for 
engraving fluidic circuits on relatively large plates at a fixed cost 
per plate. 
Only when the size of the circuit creates the need for additional 
plates would the reduction of the number of elements included in a 
circuit affect the circuit cost. This unique cost feature can be used 
to advantage by the designer to simplify and generalize the asynchronous 
circuit design procedure and speed the operation of the circuit. Thus, 
economy by reducing a circuit to a minimum number of el~ments will not 
be considered in this work. The above cost feature for fluidic circuits 
was implicitly assumed in the state variable assignment method consid-
ered in Chapter III since permitting only one state variable change per 
stable state transition can increase the amount of hardware needed to 
implement a circuit. 
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The third problem which the combinational circuit desig~er must 
solve is th~t of minimizing the transmission delay of an input signal 
through the combinational circuit. The difficulty of this problem is 
usually increased by the limited number of inputs (i.e., limited fan-in) 
which can be connected to the individual logic elements. The use of 
limited fan-in elements creates the need for staging the elements when 
complex logic equations are implemented. Each stage added to the ;Logic 
circuit increases the signal delay time through the circuit; therefore, 
for logic elements with known fan-in, it is necessary to minimize the 
logic stages required to implement a given logic equation to minimize 
the signal transmission delay. 
This chapter will be principally concerned with solutions for the 
stage minimization problem when limited !an-in AND and OR logic ele-
ments are used to implement the combinational circuit. As in Chapter 
IIJ;, the emphasis will be on the description of known general methods 
which define sufficient .conditions for solution. Definitions concerning 
the terminology used to describe the Boolean functions in the following 
sections are given in Appendix A. 
Problem Definition 
The objective of the implementation schemes considered will be to 
minimize the number·of logic stages through which a. signal must traverse 
to reach a circuit output. The followi~ assumptions will ~e ~ade in 
each of the cases considered; 
1. AND and OR logic elements will be used to implement the 
. circuit and each procedure · will strive to decrease the 
number of logic stages required toward the absolute 
minimum of two level AND-OR logic. 
2. The equations to be implemented will be hazard-free. 
3. The logic equation will be in sum of products form. 
4. Each AND and OR logic element will have a signal 
transmission delay of f::. • 
5. The transmission delay of the interconnecting lines 
between elements will be neglected. 
Implementation With Unlimited 
Fan-in Elements 
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An example of implementing combinational AND-OR circuitry with un-
limited fan-in elements will first be considered to illustrate the basic. 
implementation problem. When the logic elements being used to implement 
the combinational circuitry have unlimited fan-in, the circuit can 
always be realized in two logic stages. The conjunctions required by 
each of the terms in the sum of products logic equation can be realized 
by one A.ND'element and the summation of all terms can be implemented 
with one OR element. The signal delay for such a two-level AN:0-0R cir-
. cuit would be 2 A. If the logic eql,lation being implemented qontains 111ore 
than one product term, .this 2 A delay represente the minimum d~lay which 
could ever be achieved with AND-OR implementation. The following ex~-
ple illustrates two level AND-OR logic implementation. 
Example 
Suppose a circ\lit output function is expressed by the equation 
This equation can be implemented in two level logic form by the circuit 
shown in Figure 18. Each literal in each conjunction represents an 
input to an AND element. Each term of the equation represents an input 
to an OR element. The cumulative delays involved in passing through the 
logic circuit are represented by the delay numbers written on each of 
the element outputs. It can be readily seen that the output z1 of the 
circuit has a cumulative delay of 2. 
Circuit implementation with unlimited fan-in elements is hypotheti-
cal since there will always be a bound on the number of inputs which a 
single element can handle. This is particularly true for fluidic ele.-
rnents since fan-in capabil:t ties of cpmmeroially available AND and OR 
fluidic elements are limited from approximately two to four inputs. 
Implementation With Limited 
Fan-in Elements 
A method which provides a solution to the problem of obtaining min-
imum stage AND-OR circuits w;l.th arbitrarily specified fan-in elements 
hai;i been developed by Hicks and Bernstein (9). The problem is separated 
into two basic parts; 
1. Obtaining a minimum stage circuit without factoring 
the Boolean equation. 
2. Investigating the possibilities of reducing the 
number of required stages by factoring common literals 
from terms of the Boolean equation. 
The method developed for use with the unfactored Boolean equation 
is a general (non-trial and error) technique for providing an upper 



















Figure 18. Implementation With Unlimited Fan~in Elements 
56 
factoring of the equation is performed, the required number of stages 
may or may not be further reduced. Factoring the equation becomes a 
very detailed and laborious procedure since all factorizations which 
have a possibility of reducing the required number of circuit stages 
must be investigated to assure that a minimum solution is obtained. 
General guidelines for the procedure can be established; however, a 
general method is not available. Pue to the trial and error nature of 
the factoring problem, it will not be considered further, but stage 
reduction possibilities by factoring should not be forgotten. The de-
tails of the Hicks and Bernstein method for obtaining a minimum stage 
circuit witho~t factoring the Boolean equation will be considered in the 
remainder of this chapter. 
The results of this method can be used to obtain an estimate of the 
maximum delay time required for an input signal to travel through the 
combinational portion of an asynchronous circuit. In addition, .the max-
imum and minimum times required for a signal to transmit through the AND 
· stages o;f the combinational circtl.it can be approximated. · As shown in 
Chapter V, these delay times are all that are needed to estimate the 
timing requirements for the feedback delay e:;1..ements and the external 
input operating frequency limitations which will assure proper operation 
of the over-all asynchronous circuit. 
State Minimization Without Factoring 
If the ·Boolean equation representing a logic function is left in 
unfactored form, two possibilities exist for imp:Lementing the equation 
with minimum state AND-OR lo~ic. The equation can be imp'.l.emented·in an' 
optimum number of stages or a minimum :p.on-optimum.number of stages must 
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be used. The criteria for determining if an optimum solution is pos-
sible depends on the relative complexity of the Boolean eqtiation with 
respect to the fan-in capabilities of the logic elements bei~ employed 
in the implementation. Conditions for optimum and non-optimum solu-
tions will be considered in the following sections. 
Optimum Solution 
When the logic function to be implemented meets certain conditions 
imposed by the fan-in requirements of the logic elements used in the 
implementation, the function can be realized in an optimum number of 
stages. To develop the conditions required for optimum realization, 
consider the requirements for realizing the conjunctions represented by 
the terms of a sum of products logic equation. If the maximum fan-in 
capability of each AND element is denoted by a, then the conjunction of 
not more than ay literals can be accomplished in y logic stages. In 
· general, if N represents the number of literals in a conjunction, then 
the following condition will hold: 
(4:...1) 
An example of this condition is shown in Figure 19 for the conjunc-
tion x1x2x3x4x5 implemented with AND elements with fan-in limitations as 
shown in the figure. TM,s example clearly shows that the signal delay 
through the AND portion of an AND-OR combinational circuit is a function 
of the fan~in capabilities of the elements used in the implementation. 
After the conjunctio~s for the terms of a sum of products logic 
equation are formed according to Equation (4 .. 1), an optimum method is 
needed for summing the conjunctive terms with limited fan-in OR 
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elements so that the total combinational circuit delay is minimized. 
To formulate the method for staging the limited fan-in OR elements, the 
following quantities will be defined: 
n - fan-in for the OR gates. 
ki - number of conjunctive delays of delay i. 
m - largest delay of the conjunctions formed by 
staging the AND elements. 
s - shortest delay of the conjunctions formed by 
staging the AND elements • 
. The minimum delay which can ever be accomplished for an AND-OR 
circuit will.be m + 1. The additional 1 delay comes from the OR 
(a) For x1x2x3x4x5, 
(b) 
N ,;·5 
Let, a= 2, 
Then Equation (4-2) 
gives 
a'·'< N s:: a 1 
11<.s"'e 
f'i-,=3 
Let, a = 3 
Then Equation (4-2) 
gives 
tt·'·' <.N 4 a 1-
.3 <. S '- q 
The resulting 3-stage circuit is 
~a 
AND 2.., 
The resulting 2~stage circuit is 
Figure 19. Example of Limited Fan-in AND Elements 
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element which must be used to complete the function by summing the con-
junctions. Thus, the objective of the designer will be to realize a 
logic function in m + 1 logic stages using given fan-in OR elements. 
The realization of a sum of products function in m + 1 stages is defined 
as an optimum implementation. Hicks and Bernstein prove sufficient con-
ditions for a particular sum of products function to be realized 
optimally. These conditiol'ls are: 
(4 .. 2) 
The implications of these conditions can be illustrated by example. 
Consider implementing the Boolean function, 
(4-3) 
Solutions for different fan-in limits are present~d in the following 
examples: 
Example 1 
Let a = :t j. ,,,., = 3 
·" 
As dete~mined by Equation (4-1), the conjunction delays for iquation 
(4-3) would be 
.1 
Therefore: 
4=.1 j 4'11=3 
,k,,_ : .le I : 3 ; "-:z. : 2, ; 
(x, xL X.3 x" x.r > 
.3 
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Employing the conditions of Equation (4-2) yields 
Thus, it is assured that the function can be realized optimally in m + l 
or 4 stages. A possible circuit implementation is shown in Figure 20. 
Example 2 
Let: ct : ~ • /J1 = :2... 
) 
From Example 1, 
.J.,,, ::; 3 j .ie.2.. = 2. ; J.411 == 1 
The conditions spec.d,fied by Equation (4-2) cannot be met for this OR 
fan-in limitation and it may not be possible tq implement the circuit 
in ~- stages. Examination of various possibilities indicate that a 4-
stage implementation is impossible, t:\1,us a non-optimum solution with a 
minimum number of OR stages will be needed. A method for achieving 
this type of solutioij is described .in the next section. 
Non-Optimum Solution 
I 
When the conditions for optimal circuit implementation as defined 
by Equation (4-2) are not satisfied and an optimal solution cannot be 
found form+ 1 logic stages, the objective will.be to achieve an imple-
mentation withtl;J.e minimum possible number of additional OR stages. To 
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Figure 20~ OptimumSolutioJ;J. for Limited Fan.-in Log;ic Elements 
non-optimum case, an input of delay i is defined as a connection in a 
circuit such that the largest number of logic stages between this con-
nection and an external circuit input :ls i. It shol.lld be understood 
that the i delays can be formed either by conjunctions only or by a 
disjunction of conjunctions since the delays of the AND and OR ele-
ments are assumed equal. For a function with a J.,;, >(m-,), where 
4, 1' ;.. ~ ~, :i, t has been proven that a ·minimum delay re.alization exists 
for the function if OR gates with n inputs of equal delay i are in-
cluded in the implementation (9). 
Therefore, to form a minimum· stage circuit when k..;, ~ ni, OR ele-
ments will first be employed with n inputs of delay i. This procedure 
is repeated for all other j delays when le~ ?: hl. An illustration of 
this procedure can be shown by con~idering again the problem posed in 
Ex:a,rnple 2 of the previous section. The i delays of the conjunctions 
formed by the AND gatee which n~d to be implemented with diE,1junctions 
were: 
l l 1 2 2 3 
The fan-in for the OR gates was defined to be :ti. =2. To implement the 
circuit :l.n a min;imum number of stages, the scheme would be to implement 
one OR gate with two inputs of delay 1, another with two i:p.puts of delay 
2, and another with two inputs of 3. The remaining disjunctions re-
quired to complete the circuit can be made according to the optimum 
procedure described in the previous section •. The over-all implementa-
tion of the example circuit would be as follows: 




The remaining delays are: 1 2 4. These can be implemented in an 
optimum manner or m + 1 stages where mis ~ow defined as 4. The sche-
matic diagram for the minimum stage circuit is shown in Figure 21. 
A physic:al interpretation of the above minimization procedure can 
be seen if the number ki is written as a base n number. The least sig-
nificant digit in the base n number indicates the number of original i 
delays which does not have to be included in the implementation of the 
OR gates with n inputs of delay i. The seco~d digit in the base n num-
1 
ber provides the number of n~input disjunctions which can be used to 
yield an output with i + l delay. The third digit indicates the number 
of subcircuits with n-input disjunctions which would be used to form an 
output with i + 2 delay. The number of original i·delay i;n.puts included 
.. . 2 
in this subcircuit would be (n) • The more significant digits of the 
base n number can be similarily interpreted. 
'l'o illustrate this physical interpretation of the circuit structure, 
let n::: 2 and ki = 7. ~e number ki written as a base 2 n1,11'11ber would 
be: 
l 1 l. 
The least significant digit of this number shows that one of the origi-
nal i delays in the circuit is undisturbed in forming the two input OR 
gates of delay i. The second digit indicates that one OR gate with two 
inputs of delay i will be employed to form a disjunction of i + l delay. 






OR 5 - f 
2 
3 OR 
4 2 OR ,....._ 
3 
Figure 21.· Minimum Solution for Limited Fan-in Elements 
i + 2 formed with two-input disjunctions as shown in Figure 22. Four of 
the original i delay inputs are included in the subcircuit. 
The reason for the above interpretation can be seen by considering 
a general ki written as a base two number. 
The powers on 2 can be related to the delay which will be added to i if 
a 1 digit appears in that column. The decimal values of 2 raised to 
the given powers indicate the number of i delays which are involved in 
the subcircuitry that must be formed if a 1 appears in that column. If 
i ki is multiplied by (2) , then the exponents of 2 will represent the 
actual delays which will exist in the circuit due to the implementation 
of k;1 delays of delay i. The number of digits in this resultant prod-
uct represents the number of stages required to implement k1 delays of 
delay i. i The product k1(2) would be of the form 
For an example of kt= 7 anc,i i = 1, the ki(2)i product would be 
?(2.)1 =- (11.1)(1 o) = .1./ J() 
Thus, the minimum number of stages required to implement 7 delays of 
i delay 1 woul.d be 4. It should be remembered tp.at the ki (2) product 
formed using base 2 arithmetic pertains only to OR elements with a 
fan-in of 2. 
To minimize the number of stages required t o implement an over-all 
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Figu,re 22. S1ibcircu,it of Delay i + 2 for an OR Fan-in of 2 
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1 circuit, the k1(2) products can be summed using base 2 arithmetic. The 
number of digits in the resultant sum will represent the minimum number 
of stages required to implement the circuit. An exception occurs when 
the sum is 1000--0. Then, the minimum number of stages required will be 
one less than the number of digits in the sum. This procedure can be 
illustrated by reconsidering a previous example. Let n = 2 and the 
delays of the conjunctions be defined as: 
l 1 1 2 2 3 
A table can be formed to show the operations involved in obtaining the 
k1(2)i summations. This table is given in Figure 23. The number of 
digits in the summation of k1 (2)i products is five. This corresponds 
to the numb~r of stages required in the minimum solution of the example 
problem illustrated in Figure 21. 
Jr.;. . 
le;_ . 
.I., IJl4s£ a. 
1 .3 J. 1 
:i.. ~ 10 
3 1 01 
Figure 23. 
k.;, • (t,) ~ .t.~. (.z)~ 
SA.s4 :l BAs6 ~ 
(11) (lo) 110 
(1 o)(J oo) 1 00 () 
(01)(1000) .JOO 0 
101 t 0 
i Procedure for Forming ki(2) Sum 
-
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It is convenient to assign a delay number representation to the 
i digits in the ki(2) sum of the form D = drdr_1 ••• d1d0 • The value of 
eac~ r subscript in the delay number corresponds to t he ith delay in-
volved in the circuit implementation. In forming the ki(2)i summation, 
a carry in the ith column of the summation indicates that a disjunction 
must be formed with 2 subfunctions of delay i. 
The stage minimization procedure Ci:Ul be generalized to handle OR 
i gate fan-ins of n if the summation of ki(n) is formed by doing the 
required multiplication and addition operations in base n arithmetic. 
The number of digits in the sum will give the minimum number of stages 
required to implement a given logic function with known fan-in elements 
if no factoring of the representative Boolean equation is performed. 
The on~ exception to the rule is when the sum is 1000 •• 0. Then, the 
number of stages required will be one less than the number of digits in 
the sum. An example will illustrate the above procedure for n = 3. 
Example 
Assume the circuit to be implemented requires conjunctions with the 
following delays: 
2222 444444 33333 55 
For n = 3, the ki(n)i summation procedure in base 3 arithmetic* can 
be summarized in Figure 24. 
The delay number i s 1120100. The number of digi ts in the delay 
number is 7, thus seven stages are required to implement the circuit. 
*See Appendix B for base 3 conversion procedures and the addition 
and multiplication t ables required to perform base 3 arithmetic. 









Je;, ~;, •(3)~ J;. . ('3) .fJ ·-
ISA~E 3 BASS 3 BA.tll 3 
'I J.J. (11) ( 1 oa) 1100 
6 20 (2.0)(1000) 200000 
S' I a., (I,..> .(;ooo) /:Z()OO 
-. 
2 ,. (2.) (tooooo) 2 0 000 0 
i ' 
Figure 24 •. Procedure for Forming k1(3) Sum 
Summary 
To utilize the fast operating capabilities of asy.t?,chronous cir~ 
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.cuits, it is necessary to minimize the signal delay through the combina-
tional circuit portion .of the ci~cuit. This signal delay minimization 
can be achieved by reducing the number of logic stages through which a 
signal must pass to prod\l.Oe an output. This chapter has described 
methods for implementing minimum stage combinational circuitry with 
limited fan-in AND and OR logic elements from Unfactored logic 
equations. 
Sufficient conditions are defined for realizing a circuit in an 
optimal number of stages with given fan~in elements. These conditions 
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Figure 25. ~nimllll) Stage Implementation f·or n = 3 
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~ummed with given fan-in OR elements. For conditions that do not permit 
an optimal solution, a general procedure is developed which will yield a 
minimum stage non~optimal solution. 
The circuit implementation procedures presented in this chapter 
provide an estimate of both the maximum total signal delay encounte~ed 
in the combinational circuit and the maximum and minimum signal delays 
experienced i~ the AND portion of the combinational circuit, These 
delay times will be employed in Chapter V to provide information needed 
in determining the timing requirements for the feedback delay elements 
and the maximum frequency of the external input changes in the,oirouit. 
CHAPTER V 
ASYNCHRONOUS CIRCUIT TIMING REQUIREMENTS 
After the combinational circuit portion of an asynchronous circuit 
has been designed, the timing requirements to aeisure proper ·operation 
of the over~all asynchronous circuit can be determined. The physicai 
timing requirements for the asynchronous circuit were given in Chapter 
II as: 
1. PJ;'ovidin,g delay y-alues in.the.state variable feedback 
elements such that the combinational circuit disturb-
ances created by an external input change could settle 
l;lefore the state variable signal y·would change. 
2. Restricting the external input change frequency so that 
the total circuit disturbance caused by a previous 
external input could settle l;lefore another external in-
put was.changed. 
Unger (30) has shown the n.eed for the feedback· delay if essential 
hazards* are pre6ent in the flow table which represents the circuit. 
Essential hazards are commonly encountered in most flow tables, thus 
· feedback delay will be assumed necessary. Erroneous stable states can 
result i,n an asynchronous circuit if extri;Uleous · exte.rnal inputs are 
allowed to mix with transitory signals occurring within the circuit 
*Essential hazards are defined in.Appendix C. 
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during a transition. Therefore, the external input change frequency to 
the circuit must be restricted. Huffman (12) and Miller (20) state the 
timing requirements .for the asynchronous circuit, but neither give meth-
ods for determining these requirements. Other authors have usually 
ignored the timing problems which must be considered in the design of 
asynchronous circuits. 
Accurate timing requirements for an asynchronous circuit can be 
determined by experimental trial and error measurement once the combina-
tional portion of the circuit has been physically implemented. It is 
possible, however, to obtain estimates of the asynchronous circuit 
timing requirements in the preliminary stage.of the design. One such 
. met4od would be to trace the delays on a circuit diagram while following 
the circuit action on the reduced flow table. This would provide an 
accurate description of the required timing for the feedback delay ele-
ments and the input frequency change restrictions without physically 
constructing the circuit, However; this delay tracing procedure could 
be very laborious for relatively large circuits since many transitions 
and circuit paths would have to be examined. 
A method of determining proper asynchronous circu;it timing require-
ments from the delay p;roperties Of the Boolean algebra equations repre-
senting the combinational circuit would be useful for design estimates 
and evaluations. This chapter will present an original method which 
can be used to predict these timing requirements from the representative 
Boolean equations. The timing estimates obtained by this method will 
assure the designer that an asynchronous circuit can always be con-
structed to operate safely at an external input frequency not less than 
the predtcted value. 
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Problem Definition 
The objective of the first method formulated in this chapter will 
be to determine the timing requirements for the feedback delay elements 
of an asynohro:rtou1:1 circuit such that proper over-all circu!t action will 
occ~. Once the feedback element delays are determined, the maximum 
safe operating frequency for t.he circuit can be estimated. A method for 
approxim~ting this limiting frequency will also be presented. 
To formulate the methods for estimating the asynchronous circuit 
timing requirements, the following assumption,s are made: 
l. The cornbina tional poz,tion of the asynchronous circu.i t 
will be implemented as a minimum stage AND-OR circuit 
according to the procedure described in Chapter IV. 
2. Only one state variable element will be allowed to 
change during a stable state transition. 
3. Only one external :i,nput signal will be allowed to 
change at a time. 
4. The turn-off time of a combinational circuit element 
will be asswned equal to the turn-on time. 
5. The delay times for the AND and OR elements useq to 
implement the combinational circuit are assumed equal. 
For the purpose of simplifying the presentation, this 
assuntption ignores the stray delay switching proper• 
ties of ~he combinational. circuit elements, however; 
the essentia,l timing requirements for designing a 
safe operating asynchronous circuit; are adequately· 
displayed. 
It is convenient to introduce the following nomenclature and 
definitions for use in describing the circuit timing requirements: 
X ~ The external inputs to the asynchronous circuit. 
Y - The state variable excitation signals in an 
asynchronous circuit 
Z - The external output signals from the asynchronous 
circuit 
S - the set signal to a set-reset flip-flop 
R - the reset signal to a set-reset flip-flop 
y - The state variabl~ signal in an a$ynchronous circuit 
i - Subscript used fo~ e~ternal inputs X 
j - Subscript used for internal state y 
m - Subscript used for external output Z 
Afj - The delay time for the jth state variable feedback 
element 
Af Sj "" The delay time .for the set signal Sj of the jth s ... R 
flip-flop element 
AfRj - T~e delay time for the reset signal Rj of the jth S-R 
£'lip-flop element 
6Yj - The maximum combinational circuit delay for the state 
variable excitation signal Yj 
61 - The minimum combinational circuit delay for state Yj 
variable excitation signal Y. 
. . . J 
A8 • - The ma.:dmum combinational circuit delay for the jth . J 
state variable set signal S. 
J 
I 
A$j.- The min:i,mum combinational circuit delay for the jth 
state variable set signal S. 
J 
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.6.Rj - The maximum combinational circuit delay for the 
jth state variable reset signal R, 
J 
I 
~Rj - The minimum combinational circuit delay for the 
jth state variable reset signal R. 
J 
.6. - The maximum combinational circuit delay of ex-
z 
ternal output signal Z 
6 T - The maximum total settling time of the asynchronous 
circuit after a disturbance due to changing any of 
the external input values 
6 TS - The maximum total combinational circuit delay re-
quired to produce all excitation signals S 
~TR - The maximum total combinational circuit delay re-
quired to produce all excitation signals R 
~TY - The maximum total combinational circuit delay re-
quired to produce all excitation signals Y 
CAY - The maximum delay experienced by a signal in 
traversing the AND portion of the combinational 
circuit to produce excitation signal Y 
6AZ - The maximum delay experienced by a signal in 
traversing the AND portion of the combinational 
circuit to produce signal Z 
61AY • The minimum delay experienced by a signal in 
traversing the AND portion of the combinational 
circuit to produce excitation signal Y 
6A - The maximum delay .experienced by any signal 
traversing the AND circuit in the combinational 
circuit 
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6A$ - The maximum delay experienced by a signal in 
traversing the AND portion of the combinational 
circuit to produce the excitation set signal S 
6'As - The minimum delay experienced by a signal in 
traversing the AND portion of the combinational 
circuit to produce the excitation set signal S 
6AR - The maximum delay experienced by a signal in 
traversing the AND portion of the combinational 
oircuit to produce the excitation reset signal ij 
o'AR - The minimum delay experienced by a signal in 
traversing the AND portion of the combinational 
circuit to produce the excitation reset signal R 
Timing Reqµirements for the Fe,edback Delay Elements 
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The. requirement for timing a particular jth feedback delay element 
can be ob~ained by considering .the settliri.g time for the combinational 
circ1,1it disturbances cau.sed by the external input signals which produce 
the exc.itation signal Y.. A schematic of the signal paths which could 
. J 
be disturbed. by a change in external input signal x1 are shown in 
·Figure 26. Referring to Figure 26, it can be seen that the external 
input signal Xi must pass through the AND-OR combinational circuit to 
produce the excitation signa~ Y .• The jth feedback delay element is 
J 
actuated by signal Yj after delay .D.fj and produces state variable signal 
yj. Signal yj then enters the combinational circuit to set the AND 
portion o.f the combinatio:tlal circuit to :receive the next external input 
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AND OR 
J. A~ T ----
( 
Figure 26. $1gnal Paths for .Eicternal Input Signal x1 and State 
Variable Signal yj · 
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signal and possibly to create external output signals.* To assure cor-
rect circuit action, the feedback delay~fj must be properly adjusted to 
prevent the signal y, from entering the combinational circuit before the 
J . 
disturbance created in the AND circuitry by external input Xi has 
settled. All the Zand Y AND circuits which a,re functions of the exter-
nal input Xi would be disturbed by the Xi input change. Since Yj would, 
in general, be a function of more than one external input, all the dis-
turbances created by the X1 's for which Yj was dependent would have to 
be considered in determining the longest AND circuit disturbance created 
in producing signal Yj. 
From these considerations, the. :necessary delay time for the jth 
feedback element can be determined. In particular, the jth feedback 
element delay plus the minimum delay experienced by any x1 input signal 
in traversing through the combinational circuit to produce signal Y. . J 
must be greater than the.maximum time required for the Y and ZAND 
circuitry to settle after being disturbed by the external input signal. 
A,11 Xi's for which Yjis a function would have to be considered, and 
the value for the feedback delay would be chosen as the maximum delay 
value wh:i,.ch occur:red for all possible cases. This timing criterion is 
conservative sinqe it does not account for the possibility of different 
input signals creating the minimum and maximum signal delays which 
define the timing requirement. A more a.courate determination could be 
obtained by making a detailed study of the transition behavior of the 
circuit. However, wheu the complexity pf all the involved Y and Z 
*Elcternal output signals will be created by they. signal if an . J 
exterual output is specified to change at the end of a transition. 
equations is comparable, the answers given by the method for the above 
defined criterion would closely approxim~te the results of a detailed 
circuit study. 
To formulate equations for determining the feedback delay value, 
refer to figure 26. The minimum delay ever required for an external 
signal Xi to produce signal Y. would never be less than the minimum 
J . 
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delay, 6.'yj' through the AND and OR stages of the combinational circuit. 
If the Boolean equation representing Y. has more than one product term, 
J 
this minimum delay 6.'yj would be determined by 
wh,ere: 
5fAYj is the minimum delay of signal Yj through the AND 
portion of the combinational circuit. The 1 is due to the 
requirement that at least one OR gate be between the AND 
circuit output and the Yj signal output. 
(5-1) 
If the.Boolean equation representing Yj possesse,s only one product term1 
· the delay t1 Yj would be .· 
. I 
.6 y~· = 
The maximum settling time ever required for the ZAND circuits could be 
determined by examining the maximum AND delays for all the Z equations 
that were functions of the internal inputs Xi ~or which Yj was depend-
ent. The maximum settling time determined in this manner will be de-
noted by the delay, OAz• Therefore, 
(5-3) 
where: . Xi includes all the Xi's for which.Y. is dependent • 
. J 
In a similar manner, the maximwn time which would ever be incurred by 
the settling of a Y AND circuit which was a function of the x1•s for 
which Yj was dependent, could be determined as 
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~AY = MAX ( aAYy(,,r.,.,) (5-4) 
Y1Jt.1.> . 
The maximum delay between the two values defined by Equations (5-3) and 
· (5~4) can be denoted by 
Therefore, the timing requirement for the ~th feedback element could be 




Sin.ce Equation (5 .. 6) by nature is conservative, a safe value for the 
feedback delay value qould be obtained by equating this delay value to 
I 
$A - ~Ya • Therefore, 
(5-7) 
Both of the quantities on the right hand side of Equation (5-7) can be 
determined. from the results of the AND-OR combinationa).. circuit imple-
mentation scheme presented in Chapter IV. Thus, Eqµatipn (5-7) allows 
the designer to obtain an assured safe estimate on the required feedback 
delay time by 9onsidering only the Boolean equations which represent the 
combinational circuit and the fan-in capabilities of the elements used 
to implement the co~binational circuit •. 
Determination of the Exte~nal ~nput Frequency Limitation 
When the feedback element delay requirements for the asynchronous 
circuit have been determined, a maximum external input frequency can be 
established for external input changes which will assure safe operation 
of the circuit. The method for estimating this safe operating frequency 
is based on determining the longest time ever required for the circuit 
to settle after an external input is changed. To develop the method for 
determining this rna:icirnum circuit settJ,ing time, the time at which the 
external outputs of the circuit are specified to change during a circuit 
transition must be considered. In general, the external outputs of an 
asynchronous circuit can be specified to change either at the beginning 
or at the end of a state transition. The circuit settling times for 
.both output change specifications will be cQnsidered in the following 
sections. 
External Output Change $pacified at the End 
of a Transition 
When the external output changes are speo:i,fied at the end of acir-
ouit transition, the signal paths in the general asynchronous circuit 
model will be as shown in Figure 27. The external output can be seen 
to be a furi.otion of the state variable signal which changes during the 
transition. This dependency usually slows the circuit output response 
since.the state variable element must change before the external output 










Figure 27. Signal Paths When the External Outputs a.r"e Specified 
to Change at the End of a T~ansition 
' 
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Also, the permissible operating frequency can be decreased by this 
type of output specification. This is due to the additional time which 
must be allowed for the state variable signal to traverse the entire 
combinational circuit to produce the external output signal before the 
external input signals to the circuit can be changed. The maximum 
settling time of an asynchronous circuit can be estimated by determining 
the maximum delay which could ever be experienced within the circuit 
during all possible circuit transitions. 
The circuit settling time for a change in external input Xi can be 
determined by tracing the delays which the signals, that are created by 
the external input change, experience as they traverse tAe asynchronous 
circuit model shown in Figure 27. Referring to Figure 27, it can be 
seen that the maximum delay required for an external input signal to 
create $tate variable signal Yj would be 6y~ • The Yj signal woul.d be 
delayed by 6.f~due to the feedback delay element and then sign13,l yj would 
be created. This y. signal would re-enter the combinational circuit and 
J 
could experience a maximum delay of 6. i!! a(ai> :f_n creating an e:icternal out-
put signal Zm· The yj signal would also disturb all Y AND circuits 
which were functions of y •• 'I'he maximum delay time required for these Y 
J 
AND circuits to settle due to a y. disturbance would be 6Ay y('~U • The 
J 
settling time required for the complete circuit to settle due to an Xi 
input change that produced a state variaQle signal yj would be given by 
appropriately summing the above described individual delay values. For 
example, the total maximum circuit settling time for external input X. 
1 
would be obtained by choosing the maximum of the following two sums: 
or 
where~ They 's involved would be all the y.'s which are functions 
j J 
of xi. 
Similar maximum settling times could be determined for all external 
input changes. Then the maximum of all these times would be chosen as 
the value to be employed in determining the maximum frequency at which 
the circuit could be safely operated. 4 procedure for performing these 
operations is given in the follow;lng discussion. 
The various individual max;imum state variable signal delays which 
oan exist in the combinational circuit will first be determined. The 
maximum delay that a ~articµlar state vuiable signal yj would ever 
experience in producing an external output signal could be determined by 
examining all Z equations which are.functions of yj. The operation for 
determining this maximum delay can be represented bf 
tl ~ (~.) :;: MAX ( /).~ i! tcii')) 
,d 2 (';10 'cf 
where: Z(yj) - denotes all Z outputs that are functions of yj. 
6 
·z(yj) - the maxim'Ulll delay obtained f'rom examining all Z 
equations that are functions of y .• 
J 
(5 ... 8) 
The maximtmt delay encountered by the yj signal in traversing the Y AND 
combinational circuitry could be obtained by examining the maximum 
delays of all the Y equations which are functions of the signal y .• 
J 
This delay could be found by the operation 
(5-9) 
where: Y(yj) represents all the Y equations that are functions of 
y .• 
J 
The maximum total circuit delay experienced by the signals which 
were produced by changing external input x1 could then be approximated 
by determining the maximum of the following two sums for all the yj's 
which are dependent on Xi. 
86 
Ll ya~ (x.i) + LJ.f 'Jj (XI.) -1- 4:e- ja (X;,) 
I). Y:JJ'(x;,) + /jf da (x;,} + S°Ay'da (x.i,) 
(5-10) 
This maximization operation can be represented by 
f17(X.1.) = MAx[.a.ydi(x...> + fj.f''JlO< . ..,) -+ .6ij j (x.;) j 
4yd~(X~) + 4f1~(XJ.) + ~Ay d~ (?(-l) J 
where: ~(x..J = The maximum total disturbance time of the circuit 
for changes in extern~l input Xi. 
(5 ... 11) 
(5-12) 
The maximum total disturbance time of the circuit which could ever occur 
can be obtained by examin,i~ the f1T(XJ.) delay values for all possible 
external input changes. This e:.icamination can be denoted by 
4T :;: ~X ( 111 ( Xk)) 
The maximum frequency at which the circuit could be safely operated can 
be obta.ined by 
(5-14) 
Each of the delay values which are considered in determining 6,can be 
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obtained from the delay properties of the Boolean equations which repre-
sent the oqmbinational circuit. 
External Output Specified at the Beginning of a Transition 
Signal paths for the asynchronous circuit with external output 
changes specified at the beginning of a circuit transition are shown in 
Figure 28. For this case, it can be seen that an external output change 
is produced explicitly by the external input Xi. This feature can in-
crease the output response of the circuit over that of the case consid-
ered in the previous section. Also, notice that the feedback signal yj 
does not have to traverse the OR portion of the combinational circu!t to 
end the circuit transition~ This feature can decrease the total 
settling time of the circuit and, thus, increase the maximum allowable 
operating frequency of the circuit. 
The maximum allowable external input frequency to the circuit will 
be determined in the same manner as that described in the previous 
section. The signal paths shown in Figure 28 will be employed to deter-
mine the settling time of the circuit. The different maximum individual 
delays which exist in the combinational circuit will be determined first. 
The maximum delay experienced by input signal Xi in producing any of the 
Z, external output signals can be determined by considering all possible 
delays for the Z signals which are functions of Xi. This procedure for 
finding the maximum Z signal delay can be expressed by: 
4:c(X,.,) = MAX ( Clr: .:>.(X ' )) 
i!. (x,;.) <-- .,_ 
(5-15) 
The maximum time for the AND circuit to settle due to the disturbance 
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Signal Paths for an Asynchronous Circuit for External 
Output Changes $pacified at the Beginning of a 
Tramiiition 
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maximum delays experienced in the Zand Y AND circuitry by signal yj. 
For the ZAND circuit, the maximum delay experienced by signal y, would 
. J 
be 
S°Ai( ..t1~) = MAX ( t Al. .Z('"I')) 
do z.(~fa) o1 
(5-16) 
Similarly, the maximum delay experienced by signal yj in the Y AND cir-
cuit would 'be 
~AY(.~·) ::: MAX(bAY Y(4~)) aa Y(-;j3) 
(5-17) 
_The maximum of the two values expressed in Equations (5-16) and (5-17) 
gives the maximum settling time for the AND circuit for disturbance 
created by signal yj. Thi1:1 maximum settling time can be expressed by 
(5-18) 
_The maximum.time required for the total asynchronous circuit to settle 
d\le to the _creation of a s~ate variable 1:1ignal yj by a change in exter-
nal signal x1 can be found by performing the maximizing operation indi-
cated in Equation (5.19). 
(5-19) 
The maximum delay value between the two delays 15.l. (JC;.) and lhy(x;.) for 
all external inputs, Xi, gives the maximum total disturbance time which 
would .ever be produced in the asynchronous circuit due to a change in 
external input. This maximum time can be expressed by 
(5-20) 
The maximum frequency at which the circuit could be operated safely can 
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Again, all the delay values which make up the delay .6T can be obtained 
from the delay properties of the Boolean equations which represent the 
circuit. 
The general requirements have been established in the previous 
three sections for timing the feedback delay element and determining the 
maximum safe operating frequency for an asynchronous circuit. The rea-
saning which went into the determination of these timing requirements can 
now be employed to establish the timing conditions for an asynchronous 
circuit implemented with set-reset flip-flops as the state variable 
delay elements • 
. Timing Requirements for ·the Asynchronous Circuit 
Implemented With Set-Reset Flip-Flop 
Delay Elements 
In Chapter II., the decision waE;I made to employ set-reset flip-f'lops 
for feedb~ok delay elements in the implementation of fluidic asynohro-
nous circuits, It is necessary, therefore, to determine the timing re-
quirements for the asyn~hronous circuit model implemented with S-R flip-
flops in the feedback delay lines. The representative Boolean 
equations for the asynchronous circuit implemented with $ .. R flip-flops 
were given in Chapter II as 










Sj = Sa(x" X,. 1 • • •, X;, • ·•, X,,,, ; 1Jt, 1'-J ··•, 3a-,·J,i+IJ. ·~ ~,t) 
• 
• 
S.t = $/t(x,, Xz.,--•; XiJ >".'J Xttj "#1> ~iJ •••, 3j, •••J d, ... ,) 
wb,ere: 
and 
The delay properties of these equa,tions will be employed to determine 
the n~cessary timing of the flip-flop elements and to obtain the safe 
operating frequency oft~ over-all circuit for the two possible exter-
nal output specifications. 
Timing Requirements for the Flip-Flop Elements 
The signal paths involved in the creation of signals for the S-R 
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;flip ... flops by changing external signal X. are illustrated in Figure 29. 
1 
The minimum delay ever required for an external signal Xi to produce set 
signal Sj would never be less than the minimum delay, t:,,'Sj' through the 
AND and OR stages of the combinational circuit. If the Boolean equation 
representing S. has more than one product term, the minimum delay could 
J 
be approximated by 
(5-23) 
For only one product term in the S. ~oolean equation, the delay would be 
J 
(5-24) 
The maximum settling time required for the ZAND circuit could be 
determined by considering all the maximum AND delays for the Z equations 
that were functions of the external inputs Xi on which Sj was dependent. 
This maximum settling time will be represented by a"A:2s ! rrhus, 
~Ai! ;:::. MA)( (S°Aas (e(X.i,))) 
s t!(X...) 
(5-25) 
where: x1 includes all the Xi's tor w11,ich Sj is dependent. 
Similarly, the maximum delay which would ever be e11countered by the 
signals Xi in traversing all S AND circi...tits could be found by 
$As = MAX ( 5As (S(X.:.))) 
s S(X.i) -' 
(5-:26) 
where: Xi includes all x1 1 s for which Sj is dependent. 
Also, the maximum settling time required for stabilization of the RAND 
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Fig1,l?'e 29. Signal Paths for an Asynchronous Circuit Implemented 
With S-R Flip-Flops 
The maximum delay created in the AND portion of the combinational cir-
cuit by changing x1 input signals for which Sj is dependent, can be 
found by selecting the m/;3.Ximum of the three delays defined in Equations 
(5-25), (5-26), and (5-27). This maximum delay can be denoted by 
(5-28) 
The timing requirement for the jth feedback flip-flop in response to the 
set signal Sj would be determined by 
(5-29) 
The respective equations for determining the timing requirement for the 






(5 .. 31) 
Equation (5-30) is used if the Boolean equation for l,1j has more than one 
product term; Equation (5'."'31) is used.if Rj has only one product term. 
(5 .. 32) 
(5 .. 33) 
(5-34) 
where: Xi includec;; all Xi's for which Rj is dependent. 
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The maximum AND delay created by input signals on which R. is dependent 
J 
ca,n be found by 
(5-35) 
The timing requirement for the jth feedback flip-flop in response to the 
reset signal R. would be 
J 
Input Frequency Limitation With External Output 
. Specified at the End of a Transition 
(5-36) 
Again the safe operating frequency will be based on the longest 
time ever required for the asynchronous circuit to settle after an ex-
ternal input is changed. The signal paths for the asynchronous circuit 
implemented with S-~ flip-flops are illustrated in Figure 30. The maxi-
mum delay that signal y. would ever experience in producing external 
J 
output signals Z would be given by 
(5-37) 
where: Z(yj).- denotes all Z outputs that are functions of yj. 
~he maximum delays encountered by they. signal in traversing the Sand 
J 
RAND circuitry caµ be obtained by examining the maximum delays of all 
the Sand R equations which are functions of yj. These delays could be 
represented by 
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Figure 30. Signal Paths for an Asynchronous Circµit Implemented 
With S-R Flip-Flops for External Output Changes 





where: S(y.) and R(y,) represent all the Sand R equations that are 
J J 
functions of y .• 
J 
The maximum of the two delay values given by Equations (5-38) and (5-39) 
can be denoted as 
The maximum total circuit delay experienced by the signals produced when 
an external input Xi is changed can be determined by considering the 
total delay times involved when a set, s, or a reset, R, signal is pro-
duced by the input signal change. For the case where Sis produced, the 
maximum total delay can be determined by 
(5-41) 
Likewise, the maximum total circuit delay caused by an external input 
signal Xi producing a R cq11 be found by 
(5-42) 
The maximum total disturbance time of the circuit which could ever 
occur for any external input change can be obtained by determining the 
maximum of the delays L'hs(X..i.) and .6.T1?(X...:) for all possible external 
input changes. This maximum could be found by 
.4 7 = MA.)( ( A,5 (x .. d j .6 TR (x;,)) 
(X.~) 
Then, the maximum frequency at which the circuit could be operated 
safely would be given by 
- _I WMAx -: 
LJ.7 
(5-44) 
The delay values which constitute ~,in Equation (5-44) can be obtained 
from the delay properties of the Boolean equations given in Equation 
(5-22). 
Input Frequency Limitation With External Outputs 
Specified at the Beginning of a Transition 
The signal paths for the signals involved in a circuit transition 
with the external outputs specified at the beginning of a transition are 
shown in Figure 31. The maximum delay experienced by input signal Xi 
in producing any of the Z external output signals can be determined by 
The maximum time for the AND circuit to stabilize after receiving feed-
back signal y. can be found by obtaining the maximum of the three delays 
~ 
experienced in the S, Rand ZAND circuitry by signal y .• For the ZAND 
J 
circuit, the maximum delay experienced by signal yj would be 
(5-46) 
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be given by 
(5-47) 
Likewise, the maximum delay experienced by signal y. in the RAND cir-
J 
cuitry can be obtained by 
(5-48) 
The maximum of the values expressed in Equations (5-46), (5-47), and 
(5-48) gives the maximum settling time for the AND circuitry for dis-
turbances created by signal y .• This time can be expressed as 
J 
(5-49) 
The maximum time for the total asynchronous circuit to settle, due to 
the generation of a state variable signal yj caused by a change in ex-
ternal signal Xi creating an S signal, can be found by 
(5-50) 
Similarly, the total circuit settling time for a disturbance caused by 
the generation of signal yj created by a change in external signal Xi 
creating an R signal, can be obtained by 
A711 /X;.) = ~:/611( d6 { Xl}) + '¥ k{_'J~ {x,.J) -t ~( :~ (Xi))) (5-51) 
The maximum delay time which would ever be required for the circuit to 
settle for all external input changes, could be found considering the 
maximum vaJ,ue of Al (Xl), A75(x;.,) and .A rRf.~) . This maximum can be 
expressed by 




The maximum frequency at which the circuit could safely operate could 
then be obtained by 
(5-53) 
As in the previous case, the delay values needed to evaluate Lh can be 
obtained from the Boolean equations in Equation (5-22). An example 
problem follows which demonstrates th,e prooedure for obtaining .L\T from 
the delay properties of the combinational circuit equations. 
Example Problem 
To illustrate the use of the procedures developed in the previous 
·section, consider the problem of determining the timing requirements for 
the feedback signals and estimating the maximum safe operating frequency 
for the circuit represented by Boole'?-n equations which have the follow-
ing functional dependencies and delay properties. 
Functional De~endency 
i!, = ~ I ( x, 1 X3 1 ~ 1 ) 
~,.. = r:.(X;., ~J ~'l..) 
r. :::. 
3 ~3 (X, , "cJ, , "j a. ) 
s. :: S, (x., Xz, d2.) 
R, = 1?, ( X-i. , "«11. ) 
s.l. ::. 5,_ ( X3 , ~') 
R~ ::: R ~ (x.,_) X3 ) 
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Dela;z Properties 
The conjunctive delays for the respective equations which repre-
sent the circuit are given as: ~. 111 2.222. 33 q. 
~,. 11 1. J.. 33 3 
i!~ 2 ]..J. 2. 33 3 1/'I 
s, .1.11 2 3 3 3 .3 
((, 1 22 l. 
5-i. 333 
R2.. - 11.i 2:Z 3 
It is specified that AND-OR minimum stage implementation will be 
employed for the combinational circuit and that S-R flip-flops will be 
employed in the feedback lines. The output is specified at the begin-
ning of the transitions and the fan-in of the OR elements used in the 
combinational will be equal to two~ 
Solution· 
Immediately the minimum and maximum delays for each of the AND 
circuits can be determined from the given delay properties, 
I 
:l., ~Ai, ::. .1 • &Aij = 'I ) 
I 
1 &Ai 2. 3 !.z. 61112. = • = > 
I ;z. bAi3 ¥ i:3 S»A!l = .. = ) 
I 1 3 S, 'A~, :. • i;-AS, -, -
R, I j $.AR:, 2.. iA('i = • = , 
I 
;3 J'A.s.z. 'I Sa ~5.t :: • = ) 
I 
.1 3 Ri. iAR .. = • ~.Af2. :::. ) 
Employing the stage minimization procedure given in Chapter IV'l the 
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maximum combinational circuit delays for the equations can be deter-
mined. For an OR fan-in of 2: 
z., !)ELA'/ NtAMBiilt. = 110110 . Ai', (o ... 
~%. C>FLAI./ NUMBER.. = 100100 . A~,_ ~ .. 
~3 DELA'/ .IIUMBE/t.. = ~OD!OOO .. A'!:, = 7 
.s, Dl!UIV AIUM8ER. = 1010~0 . As, ,:: ' .. R, Of!LAt./ t.lW/OB~R = 11.10 . Ait, = " .. s,. 0€Ul'I NUM8ER.. 1 0 i 000 . A!>;.. (b - ,, . 
Rz.. OELA'/ N/JMBG~ i.0110 
. Ap.._ - s = .. 
The timing requirement for the set signal s1 can be determined from 
Equationr, (5-23) through (5-29). 
or 
From Equation (5-23), 
Equation (5.25) gives 
A 1 =- .1 + l ·= 2 s, 
~Al = MAX( ~Ai ~(X.;.)) 
.s, i!(X..,) S 
The set signal s1 is a function of external inputs~ and x2• The 
Z output equations for z1 , z2 , and z3 are also functions of x1 and x2 • 
The maximum [;Al delay from these three equations is 4. 
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From Equation (5-26) 
S-As = MAX ( ~A.S {s((..;))) 
s, S(X;.) s 
s2 is not a function of x1 or x2 , thus s2 would not be considered 
in the maximization. The maximum bAs delay for s1 is 3. 
Both l\ and R2 are functions of x2 • The maximum 6AR delay is 
6AR = 3. Therefore, 
2 
The maximum delay 6AS required for the AND circuitry to settle from 
external inputs producing signal s1 can be found from Equation (5-28) 
~As . I 
= MAX /rAi! ,· rAS • ~Ao ) ~ t), S1 C), SI ) "'.SI 
or 
<: = MAX ( J/ >" 3 • 3) - I/ ~A;s, J 
• •. $As, ::. I/. 
The timing requirement for the s1 input signal can be obtained from 
Equation (5-29) as 
L1fs, 




"'.t ::: //-4) ::. :i... 
~ s "' T I 
.• .. Li{s, = 2. 
Thus, the feedback delay for signal s1 should be delayed by a fac-
tor of two times the operational delay times of the AND and OR elements 
which are used to implement the combinational circuit. Similarly, the 
timing requirements for the other three feedback signals R1 , s2 and R2 
can be obtained as follows: 
A' R1 ~ 1 + .i = 2.. 
&~ = 3 K, 
bA51l, = 3 
bARR, ::: 3 
bf\f?I :. 3 
. ·. Llf R.. = 3 - 2. = .1 
A.(R, ~ .1 
' b. .5~ = 3 + j = I.J 
&;4~5,_ = 'I-
which gives 
~ARsa. :: 3 
.:. hA.5z. = 'I 
A zero or negative delay time can be interpreted as meaning that 
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the timing of the feedback element is not criticalo A delay time value 
of 1 will be assumed for these cases fo~ use in determining the operating 
.frequency. 
For R2 
.A ~a. = 1 + J. = ;z. 
~ Ai? lf:z. = '/ 
~AsRa. = 'I 
bjlQRRa. = 3 
••• 6A~.i = 'I 
A/R,. = I/, ... t. 
Determination of Maximum Operating Frequency 
From Equation (5~45) 
. 
) 
From Equation (5-46) 
From Equation (5 .. 47) 
From Equation (5-48) 
tAR ('J•) = o j (1\ and R2 are not functions of y1) 
Therefore, from Equation (5-49) 
Equation (5 .. 50) gives 
~A('cfd = MAx('I> 1/,o) ~ 'I 
bA(,~) = MAJ<('li:3):l) = 'I 
The zero results from the fact that s2 is n.ot a function of x1 ; 
therefore, &2 cannot be produced by a change in x1 • 
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Equation (5-51) yields 
A Tl? (X,) ::. MAx[ g] ::: 0 
This results from the fact that R1 and R2 are not functions of x1 • 
~TR (X-z.) 
= MAX[AR"'J,(>t,) + LJ.(R1,(x~) -t tA(,,) l 
. ,1R "32.0<2.) +4.f R "3?.(X1.) + $A(~:t) J 
) 
:: MAx[ ;;:: ! J = ~AxG~J = 11 
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Then, the tqtal maximum settling time of the circuit can be determined 
by obtaining the maximum delay value for all x1 as defined by Equation 
(5-52). 
Lii!(JC.,) f.\ T.S (X,) . .t1 TR/x,) l ) ) 
11, :;-MAX ~~ (x ... ) . f!Ts (X1) • Ll TR()(~} ) ) 
Ll..t (Xs) ~ Llrs (X.3) • Ll77( (X3) ) ..J 
7 j /,?.. j O J 
6J ; /2. ; II = 
lo • II • /I ) ) 
The maximum frequency at which the external inputs could be changed 
with assured safe circuit operation can be defined by Equation (5=53) as 
U)MAX = I A, 
I , ,_ 
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This estimate of the operating frequency would necessarily be con-
servative in value. A faster safe operating frequency might be obtained 
for the actual circuit but the designer can be assured that the given 
circuit could always be designed to operate at least as fast as the 
above estimate. This makes the method useful for evaluating the worst 
possible response which could be expected from a circuit represented by 
a given set of Boolean equations. 
Summary 
This chapter has considered the requirements for timing the input 
signals to an asynchronous circuit so that correct circuit operation 
will occur, The two physical requirements which the designer must pro-
vide to insure proper asynchronous circuit operation were defined as: 
1. Providing delay values in the internal feedback lines to 
allow time for the combinational circuit disturbances to 
settle before the internal state variable signal changes. 
2. Restricting the e~ternal input frequency so that the pre-
vious transition disturbances in the total circuit have 
time to settle before other external inputs change. 
A procedure for establishing necessary delay values for the inter-
nal feedback signals was formulated by considering the delay properties 
of the Boolean equations which represent the circuit. It was assumed 
that the combinational circuit portion of the asynchronous circuit would 
be implemented as a minimum stage AND-OR circuit. The fan-in capabili-
ties of the elements used to implement the combinational circuit were 
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implicitly included in the procedure. Also, the restrictions of one 
state variable element change per stable state transition and adjacent 
external input changes were defined for the circuit.operating condi-
tions. The feedback delay values obtained from the procedure represent 
an upper bound an the amount of delay needed in the respective feedback 
lines to assure correct circuit action. 
A method for estimating the maximum allowable frequency for 
changing external input signals while maintaining proper circuit action 
was then developed. This frequency prediction utilized the feedback 
signal delay estimate described above together with the delay properties 
of the ;Boolean equations which represent the combinational circuit. The 
method formulated for predicting the safe operating frequency was based 
on determining the longest settling time for the circuit after any of 
the external inputs to the circuit were changed. It was shown that this 
maximum settling time would be dependent on the time at which the exter-
nal outputs of the circuit were specified to change during a circuit 
transition. The external outputs of the circuit were shown to be func-
tions of the state variable signal which changed during a transition 
when the output changes were specifieq at the end of a circuit trans~-
tion. When the output changes were specified at the beginning of a 
transition, the outputs were seen to be functions of the external in-
puts that initiated the circuit transition. It was concluded that th;i.s 
latter specification would usually result in faster output response and 
greater allowable operating frequencies since less combinational cir-
cui~ry would have to be traversed to produce the external outputs. A 
definite comparison cannot be made; however, since the circuit equations 
representing the two speciftcations will not necessarily be the same. 
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The asynchronous circuit timing method developed in this chapter 
provides the designer with a way to establish approximate operating 
values for the feedback delay signals and to estimate the slowest maxi-
mum operating frequency which will ever be required to achieve safe 
circuit operation. These estimates allow comparisons to be made of the 
operating speeds which could be expected from equivalent circuits repre-
.sented by different Boolean equations. 
Also, the results of this chapter should provide understanding of 
the basic timing requirements for the asynchronous circuit. This under-
standing can be employed as a guide for experimentally fine tuning the 
asynchronous circuit after physical implementation. Perhaps most impor-
tant, the work presented in this chapter should bring attention to the 
often ignored circuit timing requirements which must be considered to 
design safe operating asynchronous circuits. 
CHAPTER VI 
FLUIDIC COMPONENT TIMING CONSIDERATIONS 
The previous chapters of this work have discussed and identified 
the requirements for designing fast, safe operating asynchronous se-
quential circuits implemented with bounded delay logic elements. It was 
noted that all but two of the critical problems encountered in the de-
sign of an asynchronous circuit could be resolved in the synthesis pro-
cedure employed to derive the logic equations which represent the 
circuit. The two problems which could not be eliminated in the equation 
synthesis procedure had to be solved by physically controlling the 
timing of certain signal changes during circuit operation.. The physi-
cally controlled timing requirements needed to assure a safe operating 
drcui t were defined by: 
l. The restriction of the external input frequency to the 
circuit such that previous input transition disturbances 
in the circuit would have time to settle before another 
external input changed. 
2. The delay of the change of the internal statB variable 
feedbacK. signals to allow previous combinat1onal circuit 
disturbances to settle before the state variable signal 
changed. 
Restricting the change of external input signals to the circuit is a 
design stipulation which can be handled external to the asynchronous 
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circuit. Thus, the first of the above requirements does not need to be 
included in the interior circuit design. Control of the state variable 
feedback signals creates an interior circuit design problem that must be 
solved by providing, within the circuit, a physical means of controlling 
the response times of the feedback delay elements. 
The feedback delay element control problem for fluidic flip-flop 
elements constitutes the major subject for discussion in this chapter. 
The chapter begins with a brief definition of the timing requirements 
for the fluidic components that are to be used in implementing 
asynchronous circuits. This description is followed by the development 
of an analytical-empirical model which is employed to estimate a compo-
nent of the total sw:l,tching time of a S~R fluidic flip-flop element as a 
function of the magnitude and shape of the input control signal to the 
element. Subsequent total switching time experimental tests are pre-
se;nted which indicate that the internal timing requirements for main-
taining correct operation of an asynchronous fluidic circuit can be 
obtained by properly sizing the feedback delay elements and/or con-
trolling the input control signal to the feedback elements. 
Combinational Circuit JJD.ements 
The non-memory logic elements used to implement a fluidic combina-
tional circuit can be either active or passive AND and OR logic ele-
ments.* Numerous different configurations of fluidic elements are 
*It should be realized that any combinational elements (i.e., NOR, 
NAND, COINCIDENCE, etc.) which could be used to obtain the required 
logic function, can be employed to tmplement the combinational circuit. 
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available from commercial suppliers for generating the AND and OR logic 
functions. 
For the purpose of implementing combinational circuits to be used 
in asynchronous circuits, it is important that the combinational AND-OR 
logic components be as fast-acting as possible and possess large fan-in 
and fan-out capabilities to avoid multistaging within each logic level 
(see Chapter IV) when implementing complex logic equations. Most sig-
nificant, however, is the fact that the operational speed of the combi-
national elements does not need to be precisely controlled to produce a 
safe operating combinational circuit.• The only timing requirement 
imposed on the combinational circuit elements which are employed in an 
asynchronous circuit is that the elements operate within the times im~ 
posed by the bounded stray delays of the elements; i.e., the delay time, 
6.( t), of the element must be defined by O ~ 6.(i) ~ 6.1-M'A • Thus, the 
timing of the combinational circuit element response is not critical 
with respect to correctness of asynchronous circuit operation if the 
delay time of the element remains within the upper bound of the stray 
delay limit. 
Feedback Delay Element 
As noted in Chapter II~ the bistable jet attachment device shown 
schematically in Figure 32 can be employed as the state variable feed-
back delay element in an asynchronous circuit. The general physical 
configuration of this bistable jet element is given in Figure 33. This 
*It is assumed that hazards created by the stray delays in the 




















Figure 33. Geometric Configuration of the Bistable Jet Wall 
Attachment Device 
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type of fluidic device utilizes a submerged power jet issuing through a 
supply nozzle to deliver necessary energy at the output receivers to 
create physical signals for driving other logic circuit components. The 
power jet has two stable operating positions which are determined by the 
attachment of the power jet to one of the two offset-inclined walls of 
the device. This bistability of the power jet is obtained due to the 
Coanda effect created by the jet flowing past the offset-inclined walls 
confining the jet. The output state of the bistable element can be 
changed by introducing sufficient flow in the control port at the wall 
side on which the jet is attached to cause the jet to switch to the 
opposite wall. The jet remains in the position to which it was last 
switched when all control signals are removed. Therefore, this type of 
bistable element can be employed to perform the function of a S-R flip-
flop feedback delay element in an asynchronous sequential fluidic cir-
cuit. As noted previously, the response or switching time of the 
feedback delay element in an asynchronous circuit must be controlled to 
assure safe circuit operation if essential hazards are present in the 
circuit. The requirements and methods for timing the S-R fluidic feed-
back delay elements are defined in the succeeding sections of this 
chapter. 
Definition of the S-R Feedback Delay 
Element Timing Problem 
The feedback delay elements in an asynchronous circuit with essen-
tial hazards present must be operated at a stray delay value defined by 
6,#o,A/ ~ 6( l) ~ 6, MAx • The minimum delay 6 ,.,,..,N is fixed by the amount of 
delay needed to assure safe operation of the circuit (see Chapter V). 
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The upper del~y 6.MAx. is determined by the statistical variance in the 
switching time data for the feedQack element and should be maintained as 
close to 6.MIN as practical to avoid unnecessary retardation of the 
allowable circuit operating frequency. For an asynchronous fluidic cir-
cuit design, it would seem convenient to define the following specifica-
tions concerning the operation and design of the feedback delay elements. 
These specifications are: 
1. That the configuration of all feedback delay elements 
be fixed to standardize the circuit fabrication 
procedure. 
2. That the maximum operational speed of the feedback 
elements be as fast as the combinational circuit 
element operational speed to provide maximum circuit 
operating speed when essential hazards are not 
present. 
3. That the feedback elements be operated at a fixed 
power jet flow rate to facilitate fulfilling the fan-
out requirements imposed on the feedback elements. 
Satisfying these specifications require that the switching time of the 
feedback element be controlled by varying the physical size of the ele-
ment or by adjusting the control flow signal to the element. 
Previous investigators (13, 21, 24) have indicated that the switch-
ing time of a bistable jet attachment device would be a function of the 
magnitude of the control signal to the element. These previous studies 
were con~ucted by varying the magnitude of a step input control signal 
to jet attachment devices and measuring the resulting response times. 
':Che results of these studies offered optimistic information with regard 
118 
to controlling the response of bistable fluidic devices with control 
signal adjustment, but did not evaluate the effects of applying imper-
fect control signals to the bistable elements. Since the feedback delay 
elements in an actual fluidic circuit would always operate with imper-
fect inputs, a study was conducted to determine and evaluate the effects 
of imperfect control inputs on the response of a bistable element. One 
of the prime objectives of the study was to obtain an estimation of the 
range of switching time control which could be achieved for a bistable 
element by varying the shape and magnitude of the input control flow 
signal to the element. The plan of attack for the study was to develop 
a combined analytical-empirical model to mathematically predict the jet 
detachment time component of the total switching time of an attached 
jet for control signals characterized by a given shape and magnitude. 
The results obtained from the mathematical model were then supplemented 
with experimentally determined total switching time information to ob-
tain an indication of the degree of switching time control which could 
be expected by varying the form of input signal to a bistable fluidic 
flip-flop device. The details of this study are presented in the re-
mainder of this chapter. 
Development of the Attaching Jet Response Time Model 
The bistable jet wall attachment fluid amplifier operates on the 
basic principle of a submerged jet issuing from a power nozzle and 
attaching to an adjacent offset-inclined wall. A schematic of the 
basic geometry of this bistable device is shown in Figure 34. After the 
power jet becomes attached to the adjacent wall , a flow circulat ion 
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between the edge of the submerged jet and the confining wallo Under 
steady-state conditions~ with no control flow into the separation 
bubble') the flow returned to the separation bubble at the reattachment 
location of the jet equals the flow entrained along the inner side of 
the power jet. The formulation of a dynamic model to predict the 
attached jet movement along the wall and its subsequent switching to the 
opposite wall when control flow is introduced into the separation 
bubble region requires that the mechanism involved in switching the jet 
be examined. Previous visual studies (13~ 21) of the bistable jet 
switching mechanism have led to the conclusion that the total switching 
time of the device can be separated into two time components defined as: 
1. Jet Detachment Time - The time required for the reattach-
ment location of the power jet to shift from its initial 
attached position on the wall to the wall location where 
switching is triggered and the jet detaches from the wallo 
2. Jet Traverse Time - The time required for the detached 
power jet to travel across and attach to the opposite 
wall of the device. 
·Dynamic models which have been developed previously to study 
attached jet response to step input control signals are reviewed in the 
next section. A modification of these techniques will be employed to 
predict the effect of non-step control inputs on attached jet response. 
To the author's knowledge, a means of modeling the jet traverse 
time for the geometrical configuration shown in Figure 34 has not yet 
been devised. In a comprehensive study by Gurski (8) ,. the dynamic 
modeling of a submerged power jet issuing past a single offset knife= 
edge was considered. This study was limited to considering the 
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dynamics of the power jet and a single control bubble region. At low 
operating frequencies, the results of Gurski's work indicated that the 
dynamics associated with predicting the traverse characteristics of a 
submerged jet primarily depended on the vortex lag associated with the 
control port region of the pure fluid device. As the operating fre-
quency was increased beyond the break frequency of the vortex lag, both 
the dynamics of the submerged jet and the vortex lag had to be included 
in the dynamic jet model. Gurski's study is related to the problem of 
predicting the traverse time of a switching jet; however, the effects 
of geometric bowidaries for a bistable jet device and the power jet 
receiver l?ading were not considered. The present study will be limited 
to obtaining empirical data relating the traverse time of the jet for a 
particular geometric configuration and loading condition to control 
signal magnitude and shape. This data can be employed to qualitatively 
indicate the factors which influence the traverse time of a switching 
bistable jet. 
Previous Related Dynamfo Jet Modelin,g Studies 
O~e of the first dynamic studies of turbulent jet reattachment 
amplifiers was conducted by Johnson (13) in 196:2. A dynamic model for 
predicting the detachment time of an attached jet from a wall was formu-
lated to relate the separation bubble volume, the elapsed time from the 
beginning of the control flow, the control flow rate and the control 
flow entrained by the main power jet during the separation process. 
This relationship was expressed in differential equation form as: 
(6-1) 
f.(:1-) 
where: q0 (t) - Instantaneous control flow into the separation 
bubble region 
q (t) - Instantaneous control flow entrained by the 
e 
power jet and carried downstream of the jet 
reattachment pointo This flow represents one 
component of the total flow entrained by the 
power jet. The flow returned to the separation 
bubble region comprises the other component of 
the total entrained flowo 
V-b(t) - Instantaneous separation bubble volume. 
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Equation (6-1) states that the control flow injected into the separation 
bubble region of an attached jet either goes to increase the volume of 
the bubble region, thus moving the power jet reattachment location 
downstream or is entrained by the power jet and carried out of the 
separation bubble region. Johnson did not identify the time dependent 
quantities in Equation (6-1) quantitatively, but he did make enough 
assumptions and restrictions concerning the wall jet detachment phenome-
non to allow an experimental evaluation of the equation. For a constant 
power jet Reynolds number and fixed single wall geometry, the chang~ in 
separation bubble volume from the time control flow begins to the time 
of jet detachment from the offset-inclined wall was assumed tQ be a 
constant, l::. Vb, :f'or all control flow magnitudes. Also, an average con-
trol flow entrainment rate over the entire time needed for jet detach-
ment was defined by: 
rt"" 
Qeav = .t-~)c, Qe{J) dJ-
(6-2) 
where: Qeav - average control flow entrained by the power jet 
over the jet detachment time, t • 
s 
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In addition, the instantaneous control flow was assumed to be a step 
function. The above assumptions reduce Equation (6-1) to: 
f-L >o (6-3) 
The constant terms LW1, and Qeqv were determined empirically by con-
ducting transient detachment time measurements for two different known 
control flow rates and measuring the jet detachment times. Equation 
(6-3) could then be employed to predict the detachment time of the jet 
for other control flow magnitudes. Experimental results using single 
wall jet attachment models were presented which showed good agreement 
with the results predicted by Equation (6-3). It was concluded that 
this agreement suggested that the hypothesized mechanism of detachment 
for an attached wall jet as given by Equation (6-1) followed the actual 
jet detachment mechanism in its main aspects. Other measurements by 
Johnson on double-walled models indicated that the traverse time of a 
constant Reynolds number power jet from one wall to the other wall re-
mained essentially constant for all input control flow magnitudes. 
Johnson suggested that further work be conducted on double-walled 
models to determine if the total switching time of the jet could be 
predicted by simply adding the jet detachment time to a constant jet 
traverse time. 
Johnson's work contributed considerable insight into the switching 
mechanism of an attached wall jet and identified a form of differential 
equation which could be employed to dynamically model the detachment 
time of the jet from the wall. The work suffered, however, from the 
restrictions and assumptions which were made to solve the differential 
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equation for the dynamic model. In particular, the results obtained 
from the study were limited to fixed geometries and power jets operating 
at a constant Reynolds number. 
Olson ( 24) in 1964, published work completed on a study of' the 
factors affecting the time response of bistable fluid amplifiers. This 
study was mainly concerned with predicting the time required for a step 
input flow control signal to shift a jet attached to a wall from one 
position on the wall to a given downstream wall position. The flow 
mechanism employed in the analysis was the same as that used by Johnson, 
thus, Equation (6-1) was again assumed to characterize the dynamics of 
the jet detachment mechanism. By assuming qua~i-steady flow into the 
separation bubble, Olson defined the entrained control flow rate and the 
separation bubble volume as functions of the jet reattachment location. 
Equation (6-1) could then be rewritten as: 
!f?. (:I") = !f. &) + d F( ~) d GJr) 
le. 1 el-w d~) d:t 
(6-4) 
where: ~- power jet reattachment location nondimensionalized 
with respect to the power jet nozzle width. 
qe - entrained control flow defined as a function of~. 
F - separation bubble volume function expressed as a 
· XR function of 7J7 • 
This equation was then rearranged and integrated as shown in Equation 
(6 ... 5) to calculate the time required to shift the jet reattachment loca-
tion from an initial position, !_,Ro , to a final down.stream location, 
~, for step input control flows. 
dt{:) (6-5) 
where: 
,F/ - d( ~(!J-)) 
d({h) 
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To evaluate the control flow entrainment function, q, Olson ob-e 
served that for quasi-steady flow into the separation bubble region, 
the flow entrained from the separation bubble at any instant of time 
would equal the value of control flow which would produce a steady-state 
power jet reattachment location that corresponded to the instantaneous 
reattachment location in the transient case. This quasi-steady flow 
assumption allowed the control flow entrainment function, qe, to be 
determined by experimentally measuring the steady-state power jet reat-
tachment location far values of steady-state control flow which ranged 
from zero to the value of control flow which caused the jet to detach 
from the wall. The de!l;'ivative of the separation bubble volume function, 
F, with respect to the reattachment location, was obtained from the 
geometry of the offset inclined wall configuration. 
The experimental results of Olson's study displayed excellent cor-
relation with the response times predicted by Equation .(6-5) for offset-
inclined wall geometries typical to those employed in bistable 
wall""attachment devices. An important trend was also established which 
indicated that the response time associated with moving the ~ttaohed 
jet from an initial reattachment locat:ton to a downstream location by 
introducing a step input control signal into the separation bubble was 
a function of the magnitude of input control flow rate relative to the 
minimum magnitude of control flow rate (i.e., the steady state value) 
required to shift the jet to the downstream location. This trend was 
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observed to hold until the response time of the jet approached the jet 
transport time. 
Olson nondimensionalized the response time of the jet with a trans-
port time calculated as the time required for a fluid particle moving at 
the average velocity of the power jet to travel the distance from the 
power jet nozzle exit to the reattachment location to which the jet was 
shifting. This nondimensionalization effectively removes the power jet 
Reynolds number as a parameter to consider in the results as long as the 
power jet flow remains in the subsonic, turbulent region where the jet 
reattachment location is independent of the Reynolds number. 
The results of Olson's work indicated that the total detachment 
time of the attached jet could be accurately predicted by Equations 
(6-5) for various geometries and different step input control flow rate 
magnitudes if the location on the wall at which the jet would detach 
could be predicted. This approach assumes that the steady~state and 
transient detachment locations are the same. Subsequent wor.k published 
by Ol~on (22) provided an empirical correlation for predicting the loca-
tion of jet detachment for normalized double boundary wall 
configurations. 
Concurrent with Olson's initial paper on attached jet response, 
Muller (21) described a dynamic switching model used for predicting the 
jet detachment time for double walled jet attachment elements. Again, 
the basic form of differential equation given by Equation (6-1) was 
employed to formulate the analytical model. The entrained control flow 
function was assumed to be an empirically determined quadratic function 
of the separation bubble volume. The model was employed to graphically 
calculate the time required for the jet to detach from the wall for step 
I 
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input control flow signals. Muller described the results predicted by 
the model as promising and concluded from the study that the dynamic 
switching characteristics of a bistable wall attachment jet were similar 
to statically determined switching characteristics. 
Wilson (31) employed a jet detachment model similar to that of 
Olson's to obtain an estimate of the effects of varying the magnitude 
of a step input to an attached jet element. A linearized estimate of 
the entrained control flow rate function was obtained from a steady-
state reattaching jet model similar to that developed by Brown (2) and 
later modified by Sher (29). By assuming that the jet would detach when 
the reattachment location of the power jet reached the end of the at-
tachment wall, Wilson was able to evaluate the total jet detachment time 
with an equation similar to Equation (6-5). The results of Wilson's 
calculation resulted in the same general conclusion reached in previous 
studies, i.e., that the detachment time of the jet would decrease as the 
magnitude of the step input control flow signal to a jet attachment ele-
ment was increased. No experimental results were provided by Wilson to 
evaluate his particular jet detachment model, but it was implied that 
control flow magnitude adjustment was employed to control the response 
times of wall attachment elements used to implement portions of a pulse 
data control system. 
The results of the previous studies reviewed in the preceding 
paragraphs indicated that a practical engineering model for predicting 
the response of an attached jet for non- step control inputs could be 
developed using Equation (6-1) to charac terize the switching mechanism 
and by employing quasi-steady flow techniques to identify the entrained 
control flow function. The jet detachment model described in the next 
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section is developed on this basis. 
It should be noted that modeling procedures such as those presented 
in this section will never describe the detailed fluid mechanics which 
occur within the confines of the bistable fluid amplifiero However, 
usable trends can be established for guiding individual element design 
and for aiding in the incorporation of the elements into integrated 
systems. 
To accurately describe the dynamics of the fluid amplifier elements, 
from a fluid mechanics standpoint, would require that the basic time 
dependent equations of fluid motion be solved. Due to the geometric 
boundaries and complex flows encountered in the bistable fluidic devices, 
solution of the describing fluid flow equations represents a formidable 
task. Invariably, numerical techniques which involve dividing the flow 
field into a large num·ber of discrete mesh points must be employed to 
approximate an accurate solution. Current work is being conducted in 
this very promising area of fluid dynamics at Los Alamos, Sperry Utah 
Company, University of Michigan, and Oklahoma State University. 
Jet Detachment Model for Non-Ste~ Control Inputs 
I . . 
The importance of poesessing the ability to control the switching 
time of the bistable fluidic flip-flop element over a range of switching 
time values has been stressed in previous chapters since this would en-
able the fluidic circuit designer to properly time the feedback delay 
elements of an asynchronous fluidic circuit. Therefore, the purpose of 
the following mathematical model development will be to evaluate the 
effects which varying shape and magnitude control signals could have on 
the switching time of a bistable jet element. 
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The basic two-wall flow model employed in the study was shown 
schematically in Figure 34. The s1,lfitching time of the bistable jet was 
divided into the time required for the jet to detach from the wall and 
the time required for the detached jet to travel to the opposite Wf.3.11, 
i.e., detachment time and traverse time, respectively. In this study, 
the detachment times are determined from a combined analytical-empirical 
model and then used with experimentally measured total switching times 
to evaluate the traverse timeo 
The mathematical model for predicting jet detachment time for non-
step con.trol flow inputs can be formulated by employing the differential 
equation given by Equation (6-1): 
(6-1) 
As explained previously, this equation equates the instantaneous 
control flow into the separation bubble of the attached power jet to the 
flow entrained by the power jet and the flow which goes to increase the 
size of the separation bubble. 
Preliminary experimental observations showed the separation bubble 
volume to be a function of both the reattachment location of the power 
jet and the control flow. Thus, the total derivative of the separation 
bubble volume with respect to time can be written as: 
(6-6) 
By assuming quasi-steady flow into the separation bubble region, 
the entrained flow rate, q (t), can be obtained experimentally as a 
e 
function of the jet reattachment location, XR. This entrained flow rate 
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was determined by measuring the steady-state reattachment location of 
the power jet for steady-state control flows into the separation bubble 
region. The value of the steady-state control flow ranged from zero to 
a value which caused the jet to switch to the opposite wall. The geom-
etry of the bistable device and the technique employed to determine the 
particular entrained flow rate used in the mathematical model will be 
described in a later section of this chapter. For the present, the 
entrained flow rate will be represented by: 
(6-7) 
where: XR is considered a function oft. 
Combining Equations (6-1), (6-6), and (6~7), then nondimension-
alizing flow rates with the power jet flow rate, q, and the reattach-s 
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By experimental observation, it was found that the angle, <p, which 
the control flow would deflect the power jet at the power jet nozzle 
could be approximated by: 
(6-10) 
Utilizing this angular deflection permits the volume of the separation 
bubble to be determined from the geometry of the offset inclined wall 
configuration. The detailed representation for expressing the separa-
tion bubble volume as a function of the power jet reattachment location 
and deflection angle is derived in Appendix D. From this representation, 
the bubble volume can be written as: 
v;: = 'f "l.. F (¢' .X ) (6-11) 




, a dimensionless time variable. 
The time variant control flow input is arbitrarily characterized by 
the exponential function; thus: 
(6-14) 
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where: a is a constant. 
This representation allows the control signal to be defined in terms of 
the final signal magnitude and the signal rise timeo The signal rise 
time can be defined as the time required for Q (t) to go from 10% to 90% 
C 








Substituting Equations (6-15) and (6-16) into (6-13) yields a differen-
tial equation which relates the reattachment location of the power jet 
to the final value and rise time of the input control flow signal. The 
solution of Equation (6-13) can be used to predict the detachment time 
of an attached jet for non-step control flow inputs, Due to the 
implicit, non~linear nature of Equation (6-13), a numerical technique 
was developed to approximate a solution. This calculation algorithm is 
described in the next section. 
Algorithm for Calculating Jet Detachment Time 
for Non-Step Control Flow Inputs 
To calculate the jet detachment time for various control flow 
magnitudes and rise times, a numerical procedure was developed using 
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Equation (6-13) to predict the time response of the jet reattachment 
location as the jet shifted along the wall toward the point of detach-
ment. To develop this procedure, Equation (6-13) was rearranged and 
integrated to give: 
where: x1 - initial jet reattachment location at time, t 0 
l 
x2 - final jet reattachment location at time, t 0 • 
2 
(6-17) 
By piecewise linearizing the functions of X under the integral in 
Equation (6-17) over the increment X, average values for Qe(X),::, 
and _!j_f_ can be obtained for instantaneous values of dimensionless time. 11.Qc. 
The calculation scheme is to divide the attachment wall into many small 
increments and iteratively search for the upper integration limit, t 0 
2 
which makes the right hand side of Equation (6-17) equal the 6X value 
on the left hand side of the equation. The initial time at which the 
control flow is initiated is used as the first value of t 0 (i.e., at 
l 
t 0 = O). The time increment, t 0 - t 0 , is the time required for the 
l 2 l 
jet to travel6X distance along the attachment wall. The integral term 
of Equation (6-17) was numerically evaluated by employing Simpson's rule 
for integration. The functions Qc(t0 ) and dQ~ were obtained from d:.lo 
Equations (6-15) and (6-16), respectively. A value for the entrained 
flow Q (X) was found from the experimentally determined function defined 
e 
by Equation (6-7). This flow value was assumed a constant average value 
over the increment, b.X. The partial derivative,«~ , was obtained by 
numerically differentiating F with respect to instantaneous values of Q 
C 
at the appropriate ~verage value of X. tfF The partial derivative,~, was 
evaluated by numerically differentiating F with respect to the appro-
priate average value of X at instantaneous constant values of Q. A 
C 
central difference scheme was employed to perform the above 
differentiations. 
Due to the well behaved monotonic nature of the functions involved 
in the integration, a simple bracket and search routine was found suffi-
cient to converge on the value of tD which balanced the two sides of 
2 
Equation (6-17). After a value of tD had been determined for a given 
2 
6X, this tD could then be used as the initial value of time for the 
2 
next 6X increment. The calculations were continued in this fashion 
until the value of X reached the experimentally determined point of jet 
detachment. The total value of dimensionless time required for the jet 
to travel from the initial reattachment location to the jet detachment 
point was obtained as the curnulati ve sum of the 6 tD increments ob-
tained for each of the 6X increments. 
The block diagram for the digital computer program used to imple-
ment the above iterative integration procedure is given in Figure 350 
The Fortran IV computer program used for the actual calculations is 
included in Appendix E. Typical computed results for a particular 
bistable model geometry are shown in Figure 36. The curves in Figure 
36 represent the displacement of the dimensionless reattachment loca-
tion of the power jet as a function of time for a constant control 
signal magnitude with different control signal rise times. 
Calculated Jet Detachment Response Times 
The mathematical model developed in the previous section was used 
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to calculate the detachment time of an attached jet for non-step control 
flow inputs. This calculation required that the entrained control flow 
rate function be determined experimentally by employing a specific geo-
metric configuration to measure the steady-state attachment location of 
the jet as a function of the steady-state control flow. The procedure 
employed for obtaining this entrained control flow function is explained 
in the following discussion. 
Entrained Control Flow Rate 
As noted in the formulation of Equation (6-7), by assuming quasi-
steady flow into the attached jet separation region 1 the flow entrained 
from the separation bubble region during the detachment process would 
equal the value of steady-state control flow required to maintain the 
jet at a steady-state reattachment location. To obtain an experimental 
estimate of the entrained flow function, the planar reattaching sub-
merged jet model shown schematically in Figure 40 was employed. Water 
was used as the.operating fluid for the device. The power jet of the 
model was maintained at a constant flow rate while a constant control 
flow was supplied into the separation bubble region for each reatrach-
ment location measurement. The opposite control port was open to the 
atmosphere during all experimental tests. 
The reattachment region of the power jet was detected at the vari-
ous control :flows by injecting minute air bubbles through the 
attachment wall and observing which direction the bubbles were carried 
when they first made contact with the power jet. The bubbles upstream 
of the reattachment region were carried up the plate toward the power 
nozzle exit and back into the separation bubble region. The air bubbles 
downstream of the reattachment location were carried down the wall out 
of the separation bubble region. The reattachment region obtained in 
this manner is shown in Figure 37. The reattachment point locations for 
use in the computer calculations were obtained by interpolating to the 
midpoint of the experimentally determined reattachment region. The dis-
continuities in the experimental data can be attributed to the finite-
ness of the number of injection holes which could be drilled in the 
attachment wall. The steady-state control flow rate representing the 
entrained flow rate was nondimensionalized with the power jet flow rate; 
the reattachment location with the power nozzle width at the nozzle 
exit. 
It should be noted that numerous investigators (14, 23, 26) have 
expended considerable effort in attempting to derive analytical re-
attaching jet models which can be used to predict the entrained flow 
function. The development of an accurate analytical reattaching jet 
model for universal bistable jet geometries and operating conditions 
represents a very complex fluid mechanics problem and to the author's 
knowledge, no such model exists. 
A simplified reattaching jet model described by Sher (29), who 
modified previous work by Brown '(2)· and Bourque and Newman (l),.i was 
used in the present work in an attempt to analytically predict the 
entrained flow function. These results are compared with the author's 
experimental data in Figure 38. For the modified Bourque and Newman 
model, the usual procedure for matching the analytical calculations 
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a-,* in the reattaching jet equations which describe the model. It can 
be seen that considerable error would result 7 in this case, by employing 
any of the entrainment flow functions predicted by the modified Bourque 
and Newman model. 
Sher (29) concluded that o = 4.o could be employed to define the 
modified Bourque and Newman reattaching jet model of similar double wall 
geometry (i.e., aspect ratio= 4.0; wall offset= o.89; inclined wall 
angle= 10°) to that employed in the present study. However, the ex-
perimental reattachment region in Figure 38 was determined with the 
opposite control port open to atmospheric pressure; whereas, .Sher's 
experimental data was obtained for a closed opposite control port. 
Closing the opposite control port decreases the pressure drop across 
the attached jet which decreases the amount of control flow required to 
detach the jet from the wall. For this reason, the entrained flow func-
. tion employed in the present study and that determined by Sher do not 
represent comparable situations. 
Other reattaching jet models such as the one proposed by Olson (23) 
were considered for use in the present study; but due to insufficient 
experimental data concerning the shear rates on the two sides of the 
power jet, these models were not incorporated into the work. 
Calculated Results 
The algorithm described previously for solving Equation (6-17) was 
*For a free jet issuiri.g into a quiescent body of fluid, er- can be 
related to the spread rate of the jet (27). For a reattaching jet, 
this constant r•epresents an empirical parameter that is used to tak,! 
care of everything in the jet flow which cannot be otherwise described. 
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employed to calculate jet detachment times for a range of input control 
signal rise times at various control flow magnitudes. Numerical values 
for the dimensions needed in the calculations were obtained from the 
physical dimensions of the experimental attaching jet model shown in 
Figure 40. 
Dimensionless time defined by the parameter~ ~,,~ , was used in 
w 
the computations. This dimensionless time was then converted to a dif= 
ferent dimensionless time scale defined by the ratio of jet response 
time to the transport time of the power jet employed in the experimental 
attaching jet model. The transport time of the power jet was calculated 
as the time required for a fluid particle moving at the average velocity 
of the power jet to travel from the power nozzle exit to the point of 
steady-state jet detachment. This transport time was employed to non-
dimensionalize all real time scales used in the study. A response time 
nondimensionalized with a characteristic transport time is usually 
designated as the Strauhal. number. This designation will be employed to 
describe the time responses irJ:volved in the following discussion. 
The :results of the jet detachment time calculations are shown in 
Figure 39. The parameter, s0 , represents the Strouhal number for the 
jet detachment time; SRISE denotes the Str.ouhal :number fo.r the cont.rel 
signal rise time. The dimened.o.n1ess flow rate" Q • was defined. pre-, ,~ ~' 
viously as the ratio of con·trol flow magnitude to power jet supply flow 
rnagni"t ude • A new dimensionless flow rate. Q " was defined a.s the ratio tJ (] •. 
of control flow magni hide to the control flow magrd.tude required to 
switch the jet under steady-state con.di·tions. The parameter. Q was 
' C ~ 
interpreted to be a measure of the excess flow being supplied t.o sw-lt:ch 
the bistable jet as compared to the minimum amount of flow r,equired to 
lai ILi 
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Nozzle Con~ction 
·- 12 in. 
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Ratio - 6.0 in. 
Inclined Wall Offset~ 0.221 in. 
Inclined Wall Length - 4.21 in. 
Inclined Wall Angle - 10° 
Distance to Splitter 
from Nozzle Exit - 2.53 in. 




switch the jet (i.e., a measure of how much the bistable jet amplifier 
was being overdriven)o As shown in Figure 39, values of jet detachment 
time were calculated over a Qc range of 1003~3.34 for signal rise times 
varying from O (step input) to 48 times the transport time of power jet. 
The value, Q = 3.3J.i., corresponded to the ratio Q = loOO or where the 
C C 
control flow to the experimental jet equaled the power jet supply flow. 
Some interesting and potentially useful trends for use in con-
trolling the switching time of a bistable jet device can be seen to 
occur to the jet detachment time as the rise time of the control signal 
increases. For example, consider the case of controlling the detachment 
time of the bistable jet using a control signal with a constant rise 
time of SRISE = 8.0. 
SD= 5.0 for Q0 = 3.34 
The jet detachment time is predicted to vary from 
to SD= llo5 for Q = lo25. Thus, the jet de-. C 
tachment time could be adjusted by a factor of 2.3. by varying only the 
control signal magnitude. However, if the rise time of the control 
signal could be increased to SRISE = 32, the jet detachment time could 
be fncreased to SD= 27, a factor of 5.4 slower than the original det-
tachment time of s0 = 5.0. 
By using contro~ signal adjustment to control the response time of 
a bistable jet, the asynch:r·onous fluidic circuit designer could con-
struot a bista'ble jet feed'back delay element capable of very fast ope:r.;. 
a ting times, but which would also possess the abil:1 ty o:f' 'being slowed in 
a controlled manner to prov1.de additional delay in the asynchronous 
circuit feedback paths when essential hazards :tn the circuit created the 
need for such delayso This method of control would depend on whether 
the total switching time of the bistable jet followed the same trend for 
non-step inputs as that mathematically predicted for the jet detachment 
146 
response times. The experimental program described in the next section 
was concerned with investigating the effects of control input signal 
shape and magnitude on the total switching time of a bistable jet. 
Experimental Program 
The trends exhibited by the analytical jet detachment time model 
indicated that the total switching time of a bistable jet fluid ampli-
fier might be varied significantly by adjusting the shape and/or magni= 
tude of the control signal to the element. Thus~ an experimental 
program was initiated to further investigate and evaluate the effects 
of control signal adjustment on the total time response of the bistable 
jet deirice. A secondary purpose of the experimental program was to 
check the validity of the analytical jet detachment model calculations. 
To accomplish these objectives, a bistable jet model with appropriate 
accompanying circuitry was constructed to measure jet response times 
for variable input control signal shapes and magnitudes. 
Descr:iption of Experimental Apparatus and ·' 
Testing Procedure 
The two-walled~ bistable jet model employed in the experimental 
program is shown schematically in Figure 400 A photograph of the 
device is given in Figure 41. The various pa:rts of the device were 
cemented into position on a bottom plexi-glass plate 3 then an upper 
plexi-glass cover plate was fastened through to the bottom plate to 
form a sandwich type 9 two-dimensional model. Sealing of the flow pas-
sages with the side plates was accomplished with flat rubber-gaskets 




Figure 41. Photogr aph of Experimental 
Reattaching Jet Model 
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inches; the height of the nozzle block was loO inches making the aspect 
ratio for the device equal to 4.o. 
Water was supplied to the power nozzle at a constant rate of 2o4l 
gallons per minute at a temperature of 70°F. A power jet Reynolds num-
ber, based on the power nozzle width, of approximately 6070 was main-
tained with this flow. The power jet was vented to atmospheric 
pressure for all tests. During operation, the model was submersed under 
water in an open tray. The tray was constructed such that a constant 
water height was maintained over the model. The water was exhausted to 
drain over a weir at the end of the tray. 
The power jet was biased to one of the offset-inclined walls of the 
) 
device by closing one control port _and opening the other control port to 
atmospheric pressure. The offset wall to ~hich the power jet was biased 
(i.e., the attachment wall) contained forty air bubble injection holes 
located at the centerline of the wall a:p.d spaced approximately 0.1 inch 
apart. These air "bubble injection holes were used to determine the 
entrained control flow function required to identify the previous de-
scribed mathematical jet detachment model. A· fixed position pi tot pres= 
sure probe was located at the steady-state detachment point (X = 8.8x 
(nozzle width)) along the attachment wall. Another fixed position pitot 
pressure probe was located at X = llx (n.ozzle width) distance along the 
opposite side wall. 
The control port widths of the device were constructed to equal the 
power nozzle width. The walls of the model were offset a distance of 
o.885x (nozzle width) from the power nozzle exito The ir1clination angle 
o;f the walls was set to be 10° from a line .running parallel with the 
power nozzle centerlineo The length of the offset-inclined walls was 
approximately l?x (nozzle width). The flow splitter was located at a 
distance lOx (nozzle width) from the nozzle exit on the centerline of 
the power nozzlee 
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The schematic diagram in Figure 42 illustrates the circuitry used 
in conjunction with the bistable jet model to perform the transient 
switching time tests. The exponentially shaped control flow signals 
into the separation bubble region of the attached jet were generated 
using a quick opening valve followed by an air volume accumulator in 
the control line leading to the control port of the bistable jet model. 
The rise time of the control flow signals was varied by changing the 
volume of the air accumulator. The magnitude of the signal was varied 
by adjusting a valve in the control line upstream from the quick opening 
valve. Step inputs were generated by removing the accumulator from the 
control line. A dynamic impact flow meter was used to obtain an instan-
taneous measure of the flow into the separation bubble region. A pres-
sure transducer was employed to measure the total stagnation pressure 
signals at the probe locations along the offset-inclined walls. The 
pressure transducer signal and flow meter signal were displayed simul-
taneously on a dual beam oscilloscope. 
The response times of the wall attached jet for the ·various control 
signals were determined by measuring the time which elapsed between the 
beginning of the control flow signal and the time required for the pres-
sure at the respective pressure probe to decrease or increase to 50% of. 
its final value. This 5096 value was arbitrarily chosen for establishing 
a reliable and conv·enient location on the transient pressure trace to 
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step inputs was obtained in this manner by measuring the pressure at the 
probe on the attachment wall. An example of one of the oscilloscope 
photographs obtained for the step input response is shown in Figure 43 
Ca). It was estimated that the step input signal reached final magni-
tude in a time less than 1% of the response time of the switching jet 
during all experimental step input tests~ A similar estimate for the 
total switching time of the jet was obtained by measuring the pressure 
at the probe location near the opposite wall. The photograph shown in 
Figure ~-3 (b) illustrates a typical total switching time response for a 
shaped input control signal. 
Definition of Reliable Switching Region 
Preliminary response time tests on the experimental jet model re-
vealed that limits would have to be established on both the magnitude 
and rise time of the control signals used to switch the jet before 
reliable jet switching could be expected. Qualitatively~ this meant 
that certain regions on the detachment time curves given in Figure 39 
had to be excluded to achieve a controlled switching time of the bi-
stable jet. The preliminary test results .showed that the unshaded por= 
tion of Figure 44 could be employed to approximately define the limits 
of this controlled switching region for the particular geometry an,d 
loading conditions of the bistable jet model employed in the studyo 
This figure shows clearly that the limits of the controlled region are 
a. fu:rwtion of both the magr1i tude and rise time of 'the control signal to 
the bistable jet elemento The limits of the control region will also 
likely depend on the geometry and loading conditions of the particular 
bistable elememt ·be111g controlled together with t.he required operational 
(a) Step Input Response 
(b) Shaped Input Response 
Figur e 43. Typi cal Transient Data Obtained From 
the Reattaching Jet Model Study 
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reliability of the elemento 
The definition of such a cqntrolled switching region implies that 
similar practical limits will always be encountered when the switching 
time of a bistable jet element is being controlled by varying the con-
trol signal to the element. Further study concerning a more quantita-
tive definition of the factors which effect the limits of the observed 
control region was not pursued. 
Analytical Model Verification 
The jet detachment time predicted by the analytical model used to 
derive Equation (6-17) was verified by comparing the predicted response 
times with experimentally determined estimates of the jet detachment 
time. The experimental detachment times were obtained from pressure 
responses at the steady-state detachment point of the experimental 
model for step input control flow signals into the control port of the 
model. As described previously~ the pressure response time was deter= 
mined as the time required for the pressure at t'he probe to decrease to 
50% of its final magnitude. 
All involved times were nondimensionalized with the jet transport 
time. This particular nondimensionalization was also employed by Olson 
(24) in a related attaching jet response time study. Olson employed a 
single wall model to measure the response of an attached jet to a step 
input control signal. Olson's jet response data together with the 50% 
pressure response time data derived from the present study is shown in 
Figure 45. It can be seen that the 50% pressure response time data and 
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As noted previously, the 50% pressure change time value was chosen 
arbitrarily for convenience in interpreting the pressure traces. If a 
different reference~ say 10% pressure change time~ had been selected to 
experimentally represent the jet detachment point~ the correspondence 
between analytical prediction and experimental measurement could be im-
proved over that shown in Figure 45. Due to the uncertainty involved in 
defining an experimental jet detachment time base, a detailed appraisal of 
the calculated jet detachment times was not possible. It was concluded, 
however, that the analytical model developed previously in this chapter 
could be employed to reasonably estimate jet detachment time trends. 
Total Switching Time Results 
An experimental estimate of the total switching times for the bi-
stable jet model was determined by measuring the pressure response at 
the wall opposite the active control port of the model. A switching 
time correlation for step input control signals to the model was first 
established. The results of the step input tests are shown in Figure 
46. The total switching time of the model can be seen to increase more 
rapidly than the jet detachment time as the magnitude of the step input 
control flow is decreased. This would suggest that the traverse time of 
the switching jet is not a constant for all control flow magnitudes as 
suggested by Johnson (13). 
After the step-input switching time tests had been completed, 
similar total switching response time determinations were conducted for 
shaped input control signals. The results of the shaped input tests are 
shown in Figure 47. The experimental results indicate that the effects 
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control signal adjustment would be similar to the trend predicted for 
the jet detachment time by the analytical jet detachment time calcula-
tions. As shown in Figure 47, the total switching time of a bistable 
jet model can be slowed by a factor of approximately 3 to 4 over the 
range of signal magnitudes and shapes employed in the study. It can be 
seen that signal shaping effects become more influential on the total 
switching time as the control flow magnitude decreases. Also evident 
is the possibility of further decreasing the total switching time by 
increasing the control signal magnitude, thus increasing the switching 
time control range at constant signal rise times. However, the results 
of the step input tests in Figure 46 indicate that an asymptotic switch-
ing time limit would be reached for large control flow magnitudes. 
Traverse Time Determination 
The effects of the shaped control inputs on the traverse time for 
the switching jet can be estimated by subtracting the calculated jet 
detachment time from the experimentally determined total switching time. 
This subtraction operation is shown in Figure 48. The traverse time for 
shaped signal inputs nondimensionaliZed with the traverse time for step 
inputs is shown in Figure 49 as a function of the control signal rise 
time. This figure indicates that the traverse time would increase 
rapidly as the control signal magnitude was decreased below the minimum 
flow employed in the tests. Reference to Figure 44 shows that as the 
control signal magnitude is decreased, the region of uncontrolled 
switching will be approached. This would offer an explanation for the 
above anticipated rapid increase in jet traverse time. 
To further show the effects of signal shaping on the traverse time, 
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the ratio of traverse time to total switching time is given in Figure 50 
as a function of the control signal rise time. This figure indicates 
that a sharp increase in traverse time percentage will occur as the con-
trol signal first begins to deviate from a step input. As the control 
signal rise time increases, the traverse time percentage again decreases 
and tends toward an asymptotic constant value. These results indicate 
that the jet traverse time will be a function of both the shape and 
magnitude of the input control signal to a bistable jet element. 
Control Implications for Actual Bistable Fluidic Components 
The analytical and experimental programs described in this chapter 
indicated that the switching time of a bistable fluid amplifier could 
be controlled over a significant range by varying the shape and magni-
tude of the control signal to the element. The results of this study 
cannot be directly extrapolated to predict the switching times of actual 
bistable fluidic elements since different geometries and loading condi-
tions could affect the switching behavior of the element. However, the 
trends established by the study can be utilized to formulate methods and 
identify parameters useful in controlling the actual elements. 
From an application viewpoint, perhaps the most important con.clu-
sion, which can be made concerning the results of the switching time 
study, is the implication that the previously defined operation and 
design specifications for a bistable jet element could usually be met 
by employing input signal adjustment to control the operating speed of 
the element. It is anticipated that a practical method of' input,signal. 
,.J 
adjustment could be achieved by varying the magnitude of a constant rise 
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placing adjustable bleeds in the control lines leading to the bistable 
jet elemento 
The use of control signal adjustment to vary the switching time of 
a bistable jet element implies that: 
1. The geometric configuration and power jet flow require-
ments of the feedback delay elements in an asynchronous 
sequential fluidic circuit could usually be standardizedo 
2. When no essential hazards were present, the maximum 
operational speed of the feedback elements could be made 
approximately as fast as that of the combinational cir-
cui t elements. 
3. When necessary, the operational speed of the feedback 
elements could be decreased by control signal adjustment 
to eliminate essential hazards in the asynchronous cir-
cuit. This feature assumes that the feedback element in 
question will possess the range of input signal control 
necessary to adequately decrease the operational speed of 
the elemento* 
By necessity, the methods required to time a bistable jet element must 
rely on empirically determined information. If a particular geometric 
configuration for the bistable element can be selected~ the amount of 
*Physical sizing can also be employed to adjust the switching time 
of the feedback element. Sizing would likely be used as a preliminary 
design tool to coarsely adjust the switching time of a feedback element 
to the point where control signal adjustment could be employed for addi-
tional timing changes. The o·utput requirements for the com'binational 
circuit elements driving the feedback elements would have to be deter-
mined after the feedback elements had been appropriately sized. 
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experimental information needed to pred'.i'..ct the response time of the 
element for variable control signal inputs can be minimized by utilizing 
the trends observed in the above switching time studyo The experimental 
information required to time a given bistable jet element design, oper-
ating under fixed loading conditions, would be shaped input switching 
time response curves similar to the response time results shown in 
Figure 47. The following sections define and outline a possible method 
for determining the timing requirements and control capabilities of a 
hypothetical bistable jet element design. The method could be used to 
design the feedback delay elements in an asynchronous sequential 
circuit. 
Switching Time Curves 
The first step in the feedback element timing procedure would be 
to experimentally determine shaped-input switching times for a bistable 
jet model geometrically similar to the actual desired element design and 
operating under the loading conditions expected in the actual fluidic 
circuit.* By referring to the experimental response curves in Figure 
4-7, it can be concluded that the shaped input switching curves will 
possess the general features exhibited in Figure 51. For each control 
flow magnitude, the dimensionless stray delay,** S(t)~ associated with 
the switching time of the bistable element would range between a minimum 
and maximum value (i.e.j SMIN~ S(t) ~ SMAX) as determined by the 
*It is reasonable to assume that the same loading conditions can be 
imposed on all feedback elements in the asynchronous circuit. 
*'"The real time stray delay values for the feedback delay elements 
will be denoted by.6.MIN -:S: .6.(t) ~.6.MAX 0 
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statistical variance in the switching time data, In general, the dif-
ference between the bounds of the stray delay, SMAX - SMINj would be 
expected to increase as the rise time of the control signal increased 
at a constant control flow magnitude. Also, the stray delay bound dif-
ference would tend to increase as the control flow magnitude decreased 
at a constant signal rise time. 
These trends for the stray delay bounds are significiant since the 
magnitude of the delay bound difference will determine if a particular 
feedback delay element operating at a given condition can be employed in 
a specific asynchronous circuit. For example, consider the case of 
employing the element represented in Figure 51 in an asynchronous cir-
cuit feedback line. The operating control signal conditions for this 
hypothetical element will be defined by a rise time of S~ISE and a 
magnitude of Q . These specifications can be assumed to have been 
c2 
derived from the requirement that a delay equal to SMIN be placed in 
2 
the feedback line to eliminate an essential hazard in the asynchronous 
circuit. The real time value for SMIN could have been determined by 
2 
feedback delay estimation procedures such as: 
l. The Boolean equation delay estimation methods described 
i.n Chapter V. 
2, Tracing the logic diagram of the combinational circuit. 
3. Conducting actual expedmental timing tests on the 
combinational circuit. 
The SMIN2 delay value for the feedback element switching time is 
essential to the safe operation of the asynchronous circuit; however~ 
the important point is that the asynchronous circuit must now be de= 
signed to operate at an external input frequency based on the stray 
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delay limit, ~AX.• If the stray delay bound difference is large, the 
2 
operating speed of the circuit could be reduced below that which could 
be tolerated by the systems being controlled with the asynchronous 
circuit. 
Defining the bound limits for the stray delays in a switching cir-
cuit is intimately associated with the operational reliability required 
of the circuit. Thus, the definition of the usable control region for 
bistable jet element operation discussed previously in this chapter 
would depend oni 
1. The confidence intervals which would have to be placed 
on the switching time data of the individual feedback 
element to insure a specified over-all circuit 
reliability. 
2. The operating speed requirements of the circuit in 
which the element was to be employedo 
A similar reliability-speed requirement argument could be used to 
define the upper stray delay bound of the combinational circuit elements. 
However~ for the following discussion, it will be assumed that the 
bounds on the switching time curves displayed in Figure 51 represent 
acceptable reliability limits on the switching times for a typical 
feedback delay element. Thus, the problem will be to use the informa-
tion contained in Figure 51 to determine the physical size and control 
*For simplicity~ the bounded feedback delay was not considered in 
the asynchronous circuit timing analysis presented in Chapter V. For 
actual circuit implementation9 this analysis could be modified by 
calculatingf::.MIN to satisfy the timing requirements for the feedback 
delay elements and employingi'.'::.MAX for calculating the allowable circuit 
operating frequency. 
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signal requirements of actual size bistable fluidic components to meet 
specified asynchronous circuit timing requirements. This procedure is 
outlined in the following section. 
Design Procedure 
Certain parameters characterizing the switching jet model must be 
identified to design an actual size feedback delay element operating at 
a given speedo The non-variable parameters involved in the design pro= 
cedure will be defined asg 
1. The experimentally determined family of nondimensional 
switching time curves for the particular feedback ele-
ment configuration that is to be employed in the 
asynchronous circuit. It is assumed that the reli-
ability requirements of the feedback delay element are 
employed to define the stray delay bounds of the ele-
ment on the switching time curves. 
2. The supply flow of the power jet as determined by the 
output requirements of the feedback element. This 
power jet flow will be designed by q and will have s 
the units ofi 
flow rate 3 
_uu;t.t length~ for example~ in /sec/in 
3. The posi"tion along the attachment wall at which the 
jet detaches under steady=state conditions. In the 
switching time study described previously in this 
chapter, the steady-state detachment point was ex-
perimentally measured. This method would be 
inconvenient for other model studies~ thus a recom-
mended estimate of the jet detachment point would be 
the distance from the power nozzle exit to the entrance 
of the output receiver section. This distance would be 
nondimensionalized with the power nozzle width and used 
as a characteristic parameter to calculate the transport 
time for the bistable jet device. Therefore, the steady-
state detachment point will be defined as!~ where: 
w 
X"' distance from the power nozzle exit to the 
receiver entrance. 
w = power nozzle width. 
The characteristic parameters involved in the design which could 
be considered variable areg 
lo The control flow maguitude~ Qc, whereg 
q ""'control flow rate in units of :flow rate c m1it length 
The maximum value of q available to d:d,re the feedback 
C 
' . . . 
delay, ele11ien:t will be de'l~ermined 'by the o~itput capal?il= 
it:ies of the combinational circuit element which drives 
the feedback element. 
2. The rise time of the control signal 1 SRISE• The 
physically realizable values of control signal rise 
times would be determined by the type of sigr1al olb-
tained from the combinational circuit driving element 9 
the character:i.st:i.cs of the transmission 1:/.n.e between 
1?'0 
driver and driven elements and the input impedance of the 
feedback element. 
3. The desired minimum switching time,~MIN~ for the feed-
back delay element. This minimum time would be deter= 
mined by the timing requirements imposed on the feedback 
delay element to eliminate essential hazards in the 
asynchronous circuit or would be set at an absolute 
minimum to speed the circuit operation if no essential 
circuit hazards were present. 
4. The maximum allowable switching time,~MAX' for the 
feedback delay element. The timej~MAX~ could be 
determined from the over-all operating speed require-
ments of the asynchronous circuit. 
The following two examples are given to illustrate the possible 
design uses of the above information. 
Example 1 
Consider the case where~ 
1. The power nozzle width is fixed. 
2. The minimum switching time~~MIN~ has been obtained for 
the feedback delay element. 
3. The maximum switching time~~MAX~ for the feedback 
delay element is fixed. 
The problem is to determine the control signal characteristics 
necessary to produce the required switching time for the fixed size 
bistable jet element. 
The transport time of the element can be calculated by 
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? = (-G;) 
~ 
(6-18) 
The dimensionless minimum switching time, SMIN' can then be com-
puted by: 
SM/A.I - jlMIIJ 
1' 
(6-19) 




The values SMIN and ~AX can now be entered on the switching time 
curves as shown in Figure 52. When a switching time curve can be found 
that is bracketed by the dimensionless time values~ ~IN and SMAX? the 
control signal magnitude and rise time values can be obtained as illus= 
trated in Figure 52. These conditions would define the control signal 
characteristics required to switch the fixed design feedback element at 
a speed sufficient to meet the specified timing requirements of the 
asynchronous circuit. It can be noted that the rise time of a control 
signal with magnitude Qc1 can vary between the values SRISEi and $RISE~ 
and yet satisfy the circuit timing requirementso 
Example 2 
Consider the case where; 
lo The control signal rise time is f'ixed a.t a constant 





















2. A value for the control signal magnitude is set at 
I a constant value of q. 
C 
3. The minimum switching time 9 D..MIN~ is fixed. 
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The problem is to size the bistable jet element to meet the speci= 
fied minimum switching time requirements.* 
The control flow ratio can be calculated as 
(6-21) 
I I 
The point on the switching time curves defined by Qc and SRISE can 
be determined as shown in Figure 53. The value of S~IN can be read from 
the S scale of the figure. Then, the transport time of the device can 
w 
be calculated by: 
t - D..MIN (6=22) s/ 
MIIJ 
The power nozzle width can be calculated by combining Equations (6-18) 
and (6-22) as: 
U..J = D..Ml"/(1_4-) 
5~/N(-:,) 
(6-23) 
The maximum switching time~ 6MAX~ for this element size can be deter,= 
mined from the switching time curves asi 
*It is tacitly assumed :in this example that the experimental 
switching time curves are insensitive to changes in the aspect ratio of 
the bistable jet element. Otherwise'i experimental switching time data 
would have to be available for different a.spect ratios and the sizing 























The value of b.MAX as obtained from Equation (6-21+) could be used to 
establish the operating frequency limits on the asynchronous circuit 
which had the bistable jet element defined by Equation (6-23) in a 
feedback loop. 
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These two examples should provide the reader with an insi.ght into 
the possibilities of employing the switching time curves to determine 
the various operating parameters required to properly time the feedback 
delay elements in an asynchronous circuito It should be realized that 
physical limitations placed on the involved design parameters will make 
certain timing requirements impossible to achieve for certain operating 
conditions and specified switching time curvesc Design compromises will 
then become necessaryo The information obtained from the switching time 
curves can readily serve as a guide for determining an appropriate com= 
promise designo 
The above examples suggest that experimental switching time curves 
of the same general form a.s those displayed in Figure 47 9 represent the 
t.ype of dynamic response data needed to incorporate a bistable fluid 
amplifier component. into an asynchronous circuiL General catalog in= 
formation displaying this type of' clyi1amic; response data for acceptable 
ranges of aspect ratio would enhance the use of a given element coufigu= 
ration in designing fluidic control circuits. 
Summary 
To insure the safe opera.tion of an asynchronous c:ircrni t 9 certain 
specifications must be defined for the operating time of the logic com= 
ponents used to implement the circuit. The response time specifica.-tion.s 
for the combinational circuit elements required that the stray delay 
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associated with the switching time of the element be bounded such that 
the element delay time can be expressed as O ~ t::,.( t) f/::,.MAXo This 
specification means that the response times of a combinational circuit 
element are not critical with respect to the operational correctness of 
an asynchronous circuit if the element responds within the time defined 
by the upper bound of the stray delay limito 
The switching time specifications for the feedback delay element of 
an asynchronous circuit are determined by the transitional properties of 
the asynchronous circuit. If essential hazards are present in the cir= 
cuit transition mapit then the feedback delay elements must be restric·ted 
to operate with a stray delay value defined byt::,.MIN,s.t::,.(t) ~/::,.MAX" The 
minimum delay bound, /::,.MIN' is determined by the amount of delay needed 
to assure safe operation of the circuit. Thist::,.MIN delay value depends 
on the upper stray delay bound of 'the combination.al circuit elements. 
When essential hazards are not present in the asynchronous circuit, the 
response time of the feedback delay element would be set at an absolute 
minimum value to speed the c.ircuit operationo The upper stray delay 
bound, ~MAX~ for the feedback delay elemex;d:: is determ:tned by the oper-
ational reliability required of the feedback delay elemento This :feed-
back component :reliability would be determined from the specified 
over-all asynchronous circuit reliability. The upper delay bound~ AMAXj 
influences the allowable circuit operating frequencyo 
This chapter has considered the design of set:.-:.t"eset fluidic flip-
flops to meet the timing conditions specified by the operating require-
ments of an asynchronous circ:ui·t. The charac·terizi.ng parameters 
in.valved in the f'luidic flip-flop design and operation were imrestigated 
to determine a convenient method of response time control for the 
17'8 
bistable jet flip-flop elemento Review of previous related work indi-
cated that the switching time of a bistable jet element could be ad-
justed by varying the magnitude of a step-input control signal to the 
elemento However~ these previous studies did not consider the control 
effects of shaping the input signal to the bista'ble jet elemento 
To initially investigate the possibilities of employing shaped 
input signals to control the switching time of a bistable jet element, 
an analytical model was formulated to mathematically predict the jet 
detachment time component of the total bistable jet switching time for 
exponentially shaped input control signalso The offset-inclined wall 
geometry incorporated in the analytical jet detachment time model was 
typical of the geometry employed in actual bistable jet element designso 
The calculated results from the analytical model indicated that the jet 
detachment time could be varied mrer a suitable control range by ad-
justing both the shape and magnitude of the control signal to the modelo 
An experimental program was conducted to determine if the control 
signal trends predicted by the analytical jet detachment; time model 
would hold for the total switching time of the bistable jet dev-iceo '11he 
experimental program consisted of measuring the total switching time of 
a bi.stable jet in. response to shaped 1 variable magnitude control 
signalso The results of the experimental program verified that the 
total switching time of a bistable jet could 'be expected to follow the 
same general response time trend as that predicted analytically for the 
jet detachment timeo 
Additional experimental jet detachment times were employed to show 
that the predicted analytical jet detachment time could be used to esti= 
mate the actual jet detachment time for step input control signal.so By 
making the assumption that the analytical model would provide suitable 
jet detachment time estimates for shaped input signals~ the traverse 
time component of the total jet switching time was determined by sub-
tracting the calculated jet detachment time from the experimental total 
switching time. The results of this operation indicated that the trav-
erse time of the jet would be a function of both the magnitude and shape 
of the control signal to the jet. 
The control signal trends observed in the bistable jet switching 
time study were employed to formulate a method for appropriately timing 
the feedback delay elements in an asynchronous circuit. This timing 
method requires the experimental determination of shaped-input switching 
times for a 'bistable jet model similar in geometry and loading condi-
tions to the actual feedback element design. Information defining the 
timing and reliability requirements of the asynchronous circuit feed-
back delay components was combined with the experimental switching time 
data to calculate the design specifications for the :feedback delay ele-
ments. Physical sizing of the feedback delay elements and adjustments 
of magnitude and shape of the control signals to the elements were 
employed to satisfy the operational timing requirements of the bistable 
jet devices. 
CHAPTER VII 
CONCLUSIONS AND RECOMMENDATIONS 
The general purpose of this dissertation has been to define meth-
ods and requirements for designing safe operating asynchronous sequen-
tial fluidic circuits while retaining the fast operating capabilities 
of the asynchronous circuit. By necessity, the logic structure and 
transitional behavior of the asynchronous circuit must be considered, 
together with the physical operating properties of the logic components 
used to implement the circuit, to achieve both operational reliability 
and maximum speed for a particular asynchronous circuit design. 
The basic problem encountered in the design of a safe operating 
asynchronous circuit OCClll'S when the designer employs binary-valued 
Boolean equations 1 with the assumption that the involved binary vari-
ables have perfect instantaneous switching prope:t•ties~ to represent a 
physical circuit implemented with logic components which possess im-
perfect stray delay switc:hing characteristics. This inconsistency pro-
duces hazards in the operation of the physical cir(rn:it which must be 
removed to insure safe circuit operation. The previous chapter,s of this 
work have reviewed methods of' hazard elimina.t.ion which will assure t:he 
safe operation of an asynchronous circuit:. 
The allowable operating speed of the asynchro:iwus circ:ui t is 
intimately associated with the hazard elimination problem. In general~ 
increasing the operational reliability of an asynchronous circuit will 
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tend to slow the allowable operating speed of the circuit. The relia-
bility specifications must necessarily be achieved; therefore 1 to main-
tain a maximum circuit operating speed~ the designer must employ circuit 
speeding techniques in both the logic equation synthesis procedure and 
the physical implementation of the circuit o Specific circuit speeding 
techniques have been emphasized throughout this dissertation, 
The most critical problem encountered in the internal design of an 
asynchronous circuit is controlling the response of the feedback delay 
elements of the circuit such that an erroneous stable state will not be 
reached when essential hazards are present in the circuit transition 
map. The bistable jet flip=flop dev·ice was arbitrarily selected as a 
convenient feedback delay element to employ in the implementation of 
an asynchronous fluidfo circuit. The logic function performed 'by the 
bistable jet element is that of a set=reset flip=fli:-,,p. The assumption 
was also made that AND=OR components would 'be used to implement the 
combinational portion of the asynchronous circuit. Employing these 
assumptions and the Boolean equations representing the circui.t, a method 
was developed to estimate the delay required in the feedback lines of 
the circuit to prevent erroneous circuit action, This delay estimate 
was used to approximate a maximum allowable ope:r.ati.ng frequency for the 
total asynchronous circuit. 
The operating parameters which could 'be employed to control the 
response of a bistable jet flip=flop element were then stu.died in a 
combined analytical~,experiment.al program. The results of this st·udy 
indicated that the operational timing of the 'bis't.a.'bl.e jet de·ricie could 
'be controlled 'by· sizing thc-,1 device and vary:ing the shape and magnitude 
of the control signal to the elemento :Based on the trends observed in 
this study~ it can 'be concluded that the 'bistable jet element could be 
suitably timed to satisfy the timing requirements of a feedback delay 
element in an asynchronous sequential fluidic circuito 
In the opinion of the author? the major over-all contribution of 
this dissertation is the introduction of the bounded stray delay con-
cept into the description of the operating characteristlcs of fluidic 
logic components. Although this concept has been formerly utilized to 
design electronic circuits~ the unifying effects derived from employing 
the bounded stray delay concept to synthesize and implement asynchronous 
circuitry have never, to the author's knowledge, been used in the design 
of fluid logic circuits. From the bounded stray delay concept, suffi-
cient information can be obtained to define the response specifications 
::for the components employed to ::i.mplement a safe operating asynchronous 
circuit. In addition~ the frequency at which the circu:i t will. operate 
can be estimated. 
The following specific indivi,dual topics included in this disserta= 
tion work should contr:l.bute to the knowledge requ:'l.red to design complex 
a.synchronous fluidic circuits for automating fluid power circuits. 
1.. The procedures for estimating the feedback: element delay 
and operating frequency of an asynchronous circuit from 
the Boolean algebra equations which represent the cdr-
cuit. It is anticipated that these procedures will 
prove valuable for o'btaining preliminary desigri specif.'i,= 
cations for the timing requirements of large complex 
asynchronous circuits. 
2. The formulation and solution of a mathematical model for 
predicting the detachment time component of the total 
switching time of a bistable jet in response to non-step 
control flow inputso Experimental verification of the 
numerical solution for the model was obtained for step 
input control signalso 
3o Experimental data which showed the trends that could be 
expected for the total switching time of a bistable jet 
element when non.step control signals were used to 
change the state of the elemento 
4o Proposed design procedures for timing the bistable jet 
feedback delay elements in an asynchronous fluidic 
circuit by employing experimentally determined switch-
ing time curves .. 
As a result of the work reported in this dissertation and other 
related fluid logic studies~ it is recommended that further investiga-
tions be conducted in the following areasi 
lo The continued development of mechanized techniques for 
synthesizing asynchronous circuits should be pursued 
with the objective of extending and improving the 
present techniques used for this purpose. 
2. Work should be in.i tiat:ed cm the de·velopmen t of mecha-
nized methods for detecting hazards in asynchronous 
circuitry which could be pr•og:r.arnmed on the digi taJ 
cornpu·ter. These hazard detection methods should 
possess the ability of' detecting a potential. hazard 
and assessing whether the elimination of the hazard 
was essential to the safe operation of the circuito 
3. A continued effort should be made to extend the 
concepts presented in Chapter V to develop accurate 
automated techniques for determining the required 
delays in the feedback loops of an asynchronous 
circuit. 
4. Study should continue on determining the predominate 
factors which control the switching time of a 
bistable jet element with the purpose of establish-
ing quantitative design data to use in guiding the 
selection of a basic geometric configuration for the 
bistable jet device. Such studies would hopefully 
result in a feedback delay element design which 
would possess a wide range of response time control 
with a minimum stray delay bound difference. 
5. Standardized test procedures should be established 
for determining the transient switching time curves 
of a bistable jet model operating under realistic 
environmental conditions. 
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It is believed that the continued development of these methods and 
procedures combined with the work reported in this dissertation will 
result in automating the design of asynchronous sequential fluidic 
circuits from the initial statement of the logic requirements for the 
circuit to the final fluidic circuit design. 
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APPENDIX A 
BOOLEAN FUNCTION REPRESENTATION AND DEFINITIONS 
Boolean functions expressed in the form of Boolean equations are 
employed to represent the outputs of switching circuits. A Boolean 
function is a binary valued function whose value depends on the value 
of the binary valued variables which compose the function. A Boolean 
function of n binary-valued variables X1, X2, ••• , X~, ••• , Xn can be 
represented by F(X1 ,X2 , ••• ,X1 , ••• Xn). The variables X1 ,X2, ••• ,X1 , ••• Xn 
can possess the values e1 ,e2 , ••• ,e1 , ••• ,en where e1 = 0 or 1 for 1 ~ 
J.., ~ n. Therefore, the function F(X1 ,X 2, ••• ,Xn) can be defined as 
either O or 1 or can be undefined for F(e1 ,e2, ••• ,e1 , ••• ,en)• The un-
defined condition leads to what are commonly called 11 don 1 t care" states. 
The function F(X1 ~X 2~ ••• ,X1 ~···~Xn) is expressed in Boolean equa-
tion form. The Boolean equation is formed as logic sums of logic prod-
ucts of binary valued variables or as logic products of logic sums of 
binary variables. The sum of products form of equation is referred to 
as disjunctive form and the products are called conjunctions. The prod-
uct of sums form of equation is designated as conjunctiv~ form and the 
sums a.re called disjunctions. The sum of products form is more commonly 
employed in logic circuit synthesis and will be employed in the following 
discussion. 
The occurrence of a variable, either complemented or uncomple-
mented, in an equation term is denoted as a literal. A product of 
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literals form P-terms of a Boolean equation. For example~ the equation 
F(X 1 , X2 , X3 ) = X1 X2 + X2X3 + X1X2 represents a Boolean function of 
three variables. The equation is in sum of product (disjm1,ctive) form, 
contains six literals and three P-terms. The value of this example 
Boolean function can be defined as 1 according to the truth table shown 
in Figure 540 Boolean functions are said to be equivalent when they are 
both equal to 1 or O for the same variable combinations. For instance, 
- - - - -the function G(X 1 ~X 29 X3 ) = X1 X2 X3 + X2X3 + X1 X2 + X1~X 3 is equivalent 
to F(X1: ~X2 ~X3) in Figure 54 since G(X 19 X2 ~X3) will equal 1 for the same 
combinations of the X1 ,X2 ,X3 variables which produce a 1 value for F. 
- - - -x, X2 X3 x1 x2 X2X3 X1 x2 Fu<, , X.2., x!] 
0 0 0 0 1 1 1 
0 0 1 0 0 1 1 
0 1 0 0 0 0 0 
0 1 1 0 0 0 0 
1 0 0 0 1 0 1 
1 0 1 0 0 0 0 
1 1 0 1 0 0 1 
1 1 1 1 0 0 1 
' 
Figure 54. Truth Table of Boolean Function 
The P=terms in the above example func:t:i.on F(X :i.iX2 9X~) are unique in 
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that they are prime implicants of the functiono In general~ a prime 
implicant P=term of a function is a product of literals such that the 
number of literals contained in the term cannot be further reduced by 
simplification techniques. The sum of all the prime implicants of a 
function is referred to as the complete sum of the functiono A sum of 
products which contains only prime implicants of which no term can be 
removed is called an i!'.!edundant ~· The prime implicants in an irre-
dundant sum are essential pr:i.me implicants. 
The outputs of a logic circuit can be defined by Boolean functions 
in which the variables of the function represent the inputs to the cir-
cuit. The outputs of an asynchronous sequential circuit are identified 
by assigning appropriate o, l'l or 10 don 9 t care 10 values as determined from 
the problem specification to each of the unique total states defined by 
the state Yariable and external input combination, :i:oeo, the (q1 X X1 ) 
states described in Chapter II. The Boolean functions generated to rep-
resent the circuit outputs are then reduced by simplification techniques 
to prime implicant formo The usual pract:tce is to choose as few of the 
prime implicants as possible to represent the output function, since the 
amount of hardware required to implement the circuit is usually propor-
tional to the complexity of the rep:resentative Boolean equation. The 
minimal sum of prime implicants cannot always be employed to represent a 
function since reduction to minimal sum form can introduce operational 
hazards in the resulting circuitry, 
The Boolean function can be represented graphically by the Karna.ugh 
map as shown in Figure 550 The individual cells of the Karnaugh map 
represent the fundamental.products in P-term form of potential Boolean 
functions which can be represented on the mapo The use of the Karnaugh 
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map for simplifying Boolean functions is well known and the interested 
reader is referred to references(l?)j (3)~ and (19) for more complete 
details. 
X, X2.. ·. 




Figure 55. Karna.ugh Map Example 
APPENDIX B 
BASE CONVERSION PROCEDURE AND ARITHMETIC 
OPERATIONS FOR BASE n NUMBERS 
The logic stage minimization technique described in Chapter IV re-
quired that base 10 numbers be converted to base n and that the base n 
arithmetic operations of addition and multiplication be used. These op-
erations are described in the following sections. 
Conversion From Base 10 to Base n Numbers 
A generalized procedure for converting base r 1 numbers to base r2 
numbers is given by Scott (28). For base 10 conversion to base n num-
bera, the procedure is as follows: 
Suppose a number N0 is expressed in base 10 and a conversion of N0 
to base n is desired. The number N0 can be expressed as 
The conversion procedure must then give the coefficients, A3 • The N0 
polynomial inn can be rewritten in the form 
where: N1 = N2 n + A1 , a polynomial one degree lower than N0 • The A3 
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coefficient can be found as the remainder of repeated divisions of the 




4 I 239 - 0 = Ao 
4~ - 3 = A1 
4 ~- 3 = A2 
4 ~- 2 = A-, 
0 - 3 = A4 
The equivalent base 4 number would be 
or 
32330. 
Base n Arithmetic 
The following additi.on and multiplication tables can be used to 




X 0 1 
0 0 0 
1 0 1 
2. Addition 
+ 0 1 
0 0 1 
1 1 10 
Base 3 
1. Multiplication 
X 0 1 2 
0 0 0 0 
I 
1 0 1 2 
2 0 2 1 1 
... I 
2. · Addition 
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+ 0 1 2 
0 0 1 2 
1 1 2 10 
2 2 10 1 1 
~s.e 4 
1. Multi~lication 
X 0 1 2 3 
0 0 1 2 3 
1 . 1 2 3 10 
2 2 3 10 1 1 
3 3 10 1 1 12 
2. Addition 
+ 0 1 2 3 
0 0 1 2 3 
1 1 2 3 10 
2 2 3 10 1 1 
3 3 10 J 1 12 
APPENDIX C 
ASYNCHRONOUS CIRCUIT HAZARDS 
The use of binary valued Boolean functions to represent a physical 
switching circuit a~sumes that perfect instantaneous state changes will 
occur for the logic elements used to implement the switching circuit. 
This assumption implies that these logic elements have no switching 
delay time and that the outputs of these elements .be either in a O or l 
state with no intermediate values. The physical properties of all ac-
tual switching elements violate the above two conditions, thus an ac-
tual physical switching circuit output can be different than predicted 
by the Boolean equation used to represent the circuit. 
The deviations of the actual circuit output from the theoretically 
predicted output can create operational hazards in an asynchronous cir-
cuit ~hich could destroy the intended sequential action of the circuit 
or produce moment~ry spurious external outputs. To insure safe opera ... 
tion of a~ asynchronous circuit, the designer must be aware of the 
various kinds of hazards which can occur and have methods of eliminating 
the hazards whei;1 circuit operation is affected.· The known types of op-
erational hazards which can be present in an asynchronous circuit can 
be classified as: 
1. Critical Races. 
2. Function Hazards. 
3. Essential Hazards. 
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4. Transient Hazards 
a. Static 
b. Dynamic. 
All of these hazards can be defined by considering the bounded 
stray delay properties of the logic elements used to implement a switch-
ing circuit. Each logic element in the circuit will require time inter-
vall:i.(t) to change state after an input signal is received by the 
element. This .6( t) time interval can be assumed to possess values such 
that O 'lit .6(;t) < .6,,,M'Jl , where .6,.wv,; is the upper bound on the element 
delay. The element delay can be different for the various signals which 
change the element state, thus the delay time can stray in value from 
approximately O t.o the upper bound .6/IN\x • Each of the asynchronous 
circuit hazards will be discussed in the following sections by consid-
ering that bounded stray delay logic elements are used to implement the 
circuit. 
Critical Race 
A critical race occurs in an asynchronous circuit when two or more 
state variable feedback elements are changing and the order of the 
changes can determine the final stable state of the circuit. Since the 
delay of each of the state variable elements can stray•, it is usually 
impractical to rely on precise timing of the state variable elements to 
produce correct circuit action. The critical race hazard can be 
•As shown later in the description of essential hazards, there are 
circumstances where the state variable element response time must be 
delayed in a controlled manner. This delay would still be of a stray 
nature for which a lower and upper bound could be defined; i.e., 
.6M,N ~ .6(t) ~ .6M4.x • The timing of this delay would not require the 
preciseness of that which could be needed to avoid critical races . 
eliminated in the state variable assignment stage of the circuit syn-
thesis by allowing only one state variable element to change per cir-
cuit transition. The critical race and appropriate state variable 
methods for eliminating the critical race are discussed in detail in 
Chapter III. 
Function Hazard 
The function hazard is an inherent hazard in the Boolean function 
employed to represent a logic circuit and cannot be eliminated by adding 
more hardware to the logic circuit (4). The function hazard occurs when 
two or more inputs to the combinational portion of the asynchronous cir-
cuit are changed simultaneously. An example of a function hazard is 
illustrated in Figure 56. 
If the state of the circuit represented by the flow table in Figure 
56 is initially in cell "a" of the table, the circuit output f would be 
1. When an input transition is specified from X1X2 = 00 to X1X2 = 11, 
a momentary erroneous output off= 0 will occur if the stray delay 
associated with signal X1 is greater than the X2 delay. As shown in 
Figure 56, the circuit action will momentarily exist in cell b which 
has a specified output off= o. This momentary output change was not 
intended for the circuit output and constitutes a function hazard. The 
occurrence of a function hazard is dependent on the stray delay values 
which exist in the combinational circuit for output f. The possibility 
of the occurrePce of the function hazard cannot be eliminated by adding 
additional logic hardware to the switching circuit. Since it is infea-
sible to attempt control of the stray delay values in the combinational 
circuit, the external inputs to an asynchronous circuit must be 
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restricted to only change one at a tJ.me, This stipulation limHs ex-
ternal input changes to adjacent changes and eliminates the possibility 
of a function hazard occurring in the operation of the circuit. 
x, x,. 
(a) Flow Table for Boolean Function f 
Cl, lb C. 
I x, ____ .,..1~ 
I ~.---- : 
I I 
f 'LJ,...~--- c,'IJ?M.c.:>a; aurpur 
(b) Timing Chart 
Figure 56. Illustration of a Function Hazard 
Essential Hazard 
The basic operation of an asynchronous circuit involves a change in 
external input to the circuit which creates an excitation signal for 
changing a state variable element and also causes other disturbances in 
the combinational circuit. The state variable signal created by the 
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excitation signal is directed back into the combinational circuit por-
tion of the asynchronous circuit. If the delay time of the state vari-
able element is insufficient to allow the combinational circuit to 
settle from the external input signal disturbance before the state 
variable signal enters the combinational circuit, a race can occur be-
tween the external input and the state variable signals in traversing 
the combinational circuit. When the results of this race affect the 
terminal behavior of the circuit, the asynchronous circuit is said to 
contain an essential hazard. Unger(30) has defined sufficient condi-
tions for detecting the possibility of an essential hazard in an 
asynchronous circuit by examining the transitory behavior of the flow 
table for the circuit. These conditions can be summarized by the fol-
lowing definition (15): 
"A total state q3 and an input X1 represent an essential 
hazard for a flow table, if and only if, when the table 
is in state q3 , the state reached after one change of X1 
is different from the state reached after three successive 
changes of X1 ." 
When an essential hazard exists in a circuit, the delay of the 
state variable element involved in the hazard must be of sufficient 
magnitude to allow the external input signal to always win the race 
through the combinational circuit. The following example will illus-
trate the effects of the essential hazard. 
Consider the flow table with state variable assignment shown in 
Figure 57. This flow table contains an essential hazard since when the 
circuit is initially in state q1 and signal Xis changed three times , 
the table will be in state q4 instead of state q2 • A physical circuit 
which produces the circuit action given by the flo w table in Figure 57 i s 
shown in Figure 58. If this circuit is assumed to be in state q1 , 
X 
1, ~2.: 0 
00 @ ,,. 
01 '/;s @ 
11 @ ,., 
10 ,3 ® 




(i.e., X y1 y2 = 000) the effecte of the essential hazard in the circuit 
can be seen by observing possible circuit action upon the change of 
external input X. When Xis changed from Oto 1, AND gate No. 2 will be 
activated creating set signal S2 which changes the state of flip-flop 
No. 2. The y2 signal from flip-flop No. 2 cou+d activate A.ND gate No. l 
if the stray delay for the inversion of signal X was greater than the 
actuation time of signal y2 • .Actuation of AND gate N~. 1 would produce 
set signal Si which would,in turn, change the state of flip-flop No. 1 
and produce signal Yi• Signals Yi and X would then produce reset signal 
R2 and change the state of flip-flop No. 2 again, thus leaving the cir-
cuit in state q4 instead of q2 as intended by the flow table specifica-
tions. The essential hazard in this circuit must be eliminated by 
delaying the first change of flip-flop No. 2. The amount which the 
flip-flop must be delayed is determined by the settling time of the 
. 
combinational circuit disturbances created by the change in external 
input. 
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COMBINATIONAL CIRCUIT r--------------1 
No I 
X I I - I s, 
I AND' l -. 
I I 
I I 
X ' - I J I - I AND n - I I s2 I I OR l ,Lr I NO. 2 u X ' " I .., .., I AND -~..., I 
I I 
I I X ' ' ' X I .., .., J - ' y, AND I '-II'\ r 
L ____________ J 
r- --· ------1 ' . 
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NO. I . . I 




I Yi 'v1 R1 i " I ~ 17'. 
I I 
I NO. 2 I I Y2 
S2 
-
I Y2 I 
I I 
I S-R I ... ., Y2 
I ,I' Y2 R? - I L _____________ J 
STATE VARIABLE FEEDBACK DELAY ELEMENTS 
Figure 580 Asynchronous Circuit WHh Essential Hazard 
Although the timing effects of the feedback delays on the external 
outputs of the asynchronous circuit are not discussed in currently 
available literature, momentary spurous external outputs could also be 
produced by races between the state variable signals and the external 
inputs. The results of these erroneous external outputs would not pro-
duce incorrect transitory behavior such as those created by essential 
hazards, but the erroneous external outputs which did result could be 
. objectionable and unwanted. To assure that the intended circuit outputs 
occur, a feedback delay timing scheme such as that outlined in Chapter V 
can be employed. This type of feedback timing will always produce a 
correct operating circuit if all other operational hazards have been 
eliminated from the circuit. 
Transient Hazards 
The stray delays which exist in the combinational circuit portion 
of an asynchronous circuit can create temporary erroneous combinational 
circuit outputs during the time that is required for the circuit to 
settle from disturbances caused by a change in the external circuit in~ 
puts. Since these erroneous outputs a.re of a temporary nature, they are 
referred to as transient hazards in the c;:ombinational circuit. Tran-
sient hazards can be of two general types: (1) static hazards~ and (2) 
dynamic hazards. To define these transient hazards, consider the re-
strictions under which the combinational circuit is :i:•equired to operate 
in the asynchronous circuit. First, the requirement that function haz-
ards must be avoided requires that only one external input to the combi= 
national circuit be allowed to change at a time. Second~ the time 
between input changes must be controlled to allow the combinational 
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circuitry time to settle from a previous input disturbance before an-
other input change is allowed. 
The Boolean function, f(X1,X2, ••• ,Xn) will be employed to represent 
the combinational ctrcuit output. Then inputs to the circuits are 
the binary values of the input variables. If only adjacent input 
changes are allowed to the combinational circuit, transient hazards can 
be defined as follows (20): 
1. Assume that the combinational circuit output function 
f(X1,X2,X 3, ••• ,xn) is stable for the input combination 
(e1,e2, ••• ,en)• Let input combination (e{,e;, ••• ,e;) 
be adjacent to (e1je2 , ••• ,e.) and f(e1,e2,••• 9 en) = 
( I I ') f e1 , e 2 , ••• , en • I ( I I I) r, when the input e1,e2,•••,en is 
received by the circuit, it is possible for the circuit 
output to assume a value not equal to f(e1,e2 , ••• ,en) 
during the circuit transition, the input transition 
static hazard for the combinational circuit. When a 
static hazard is present in a circuit, the circuit out-
put values could vary from 1,. _. ,o, ... ~l for a stable 
output of l or from 0, ••• ,1, ••• ,0 for a stable output 
of o. 
2. Let the combinational circuit output function f(X1 ,X2 , 
.... , Xn) be stable for input combination ( e1 , e z, ••• ~en) 
and an adjacent input combination (e{,e~,···~e;) be 
If a sequence of output values 
••• ,f(e{,e;, ••• ,e;) can occur during the circuit transi-
tion, the input transition from (e1,e2 , ••• ,en) to 
( I I 1 ) i t d d i h d f th bi e1 ,e 2, ••• ,en s erme a ynam c azar or e com -
national circuit. The sequence of output values for a 
dynamic hazard could be 1, ••• ,0,1, ••• ,o or o, ••• ,1,0, ••• , 
1. 
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When designing combinational circuits for use in safe operating circuits, 
it is necessary to elimina te both the static and dynamic hazards in the 
combinational circuit. A combinational circuit which contains no tran-
sient hazards is said to be hazard free. 
~~~ ~· ~ 
It has been shown by Eichelberger (4) t hat when all prime implicant 
terms of a sum of products Boolean function are retained in the Boolean 
equation utilized to represent the combinational circuit, the resulting 
circuit will be transient hazard free. For economic reasons, it is im-
practical to use this complete sum of the Boolean function to represent 
the circuit, Thus, the transient hazard elimination problem becomes one 
of selecting the minimum number of prime implicants of the Boolean func-
tion which will yield a hazard free circuit representation. Wh~n a sum 
of products form of Boolean equations is used to represent the 1 states 
of the combinational circuit, McCluskey (15) has shown that to achieve 
a hazard free circuit equation, a sufficient number of prime implicants 
of the Boolean function mus t be chosen such t hat each pair of adjacent 
input states which both produce 1 outputs is included in a single prime 
implicant term. This requirement produces AND gates in the AND-OR cir-
cuit implementation which 11 hold 19 t he circuit output constant during in-
put transitions and, thus, eliminates the occurrence of transient 
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hazards in circuit outputs. 
When a Karnaugh map is employed to derive the Boolean equation for 
designing the combinational circuit , the necessary prime implicants re-
quired to produce a hazard free circuit can be readily determined by 
linking all adjacent inputs with prime implicant terms. This procedure 
is illustrated in Figure 59. As circuits get larger and involve more 
inputs, the Karnaugh map method becomes inconvenient to use. Tabular . 
methods of generating the prime implicants for a Boolean functio~, which 
are computer programmable, are discussed by Marcus(l?) and McCluskey 
(15). After the prime implicants of a function are available, the prob-
lem then becomes one of selecting enough prime implicants to include all 
adjacent input transitions which could produce a transient hazard. A 
method for determining these necessary prime implicants is presented by 
McCluskey (15) and will be reviewed in the following example problem. 
Suppose the Boolean function which represents a combinational cir-
cuit is given as shown in the map of Figure 60. The prime implicants of 
the functions are first determined by some method such as the tabular 
method illustrated in Figure 61. Then, the prime implicants which must 
be included in the final sum of products expression to yield a transient 
hazard free circuit can be obtained by forming a table with a column for 
each pair of adjacent input states and selecting only those prime impli-
cants needed to include all adjacent inputs. The procedure for select-





(a) Minimum Sum Representation 
I= X:1, x., + X I xi/ + x, X:a. x., + Xz x., X,J + x, X.:i.. 'T x, X3 x'I 
(b) Hazard Free Sum Representation 












1 1 10 
1 1 1 
0 0 1 
1 1 1 
1 1 1 
Figure 60. Map Representation of 
a Boolean Function 
Summary 
All presently known hazards which can o?cur in an asynchronous 
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circuit have been reviewed in this appendix. A brief surnmary of these 
possible hazards and the methods for eliminating them i,s given in the 
following list. 
Hazard Method of Elimination 
l. Critical Race Assignment of adjacent state variable 
changes for all possible transitions 
between the internal states of the 
2. Function Hazard Limit the external input changes to 
adjacent changes. 
3. Essential Hazard Delay the state variable signal 
changes to allow external input 
Deoima.l 
Equivalent x1~X~X4 · 
0 o o o·o 
1 0001 
4 0 1 0 O 
8 1 0 O 0 
·3 0 0 1 l 
6 0 1 l 0 
12 l 1 0 0 
. 9 l O Q, 1 
10 l O 1. 0 
7 0 1 l l 
14 1 l 1 0 
11 l O l 1 
16. l 1 l l 
X1~'.XaX4 
(0-1) ooo-
(0-4) 0 • 0 () 
(0-8) -ooo 
(l-3) 0 0 • 1 
(1-9) . • 0 0 l 
(4-6) O 1 • 0 
(4-12) • 1 0 O 
(8-12) l • O 0 
(8•9) 1 0 O • 
(8•10) 1 0 - 0 
(3-7) 0 • 1 1 
(3-11) • 0 1 1 
(6-7) . 0 1 1 -
( 6-14) • 1 1 0 
(12-14) 1 l .. 0 
(9-11) l O • lJ 
(10-14) 1 • 1 O 
(10-11) 1 O l • 
. (7•16) • 1 .1 1 
(14-16) 1 1 l • 





(1,3,9,11) • O • 1 
(4,6,12,14) • 1 • 0 
(8,12,10,14) 1 • • O 
(8,9,10,11~ 1 0 • -
(3,7,11,16 ..; - ~ 1 
(10,14,11,15) 1 • l • 
(6,14,7,15) • l 1 • 
The pfime implioant1 area Xa~J i~4, X3X4J X2X41 X1X41 Jei'ias 
XaX41 Xi_XgJ IaXa 
Figure 61. Tabular Method for Determining Prime Implicants of the 
Function in Figure 60 
ADJACENT INPUT STATES 
PRIME IMPLICANTS 0-1 0-4 0-8 1-3 1-9 4-6 4-12 s-12 8-9 a-10 3-7 3-11 6-7 6-14 12-14 9-11 0-14 10-11 7-15 14-15 11-15 
X2 X3 0 X X X * 
X3 X4 ® X X X * 
X2 X4 @ X X X * 
X2 X4 © X X X * 
X1 X4 X 
,_ 
'x' \._,/ X X * 
x, ><2 X X X rx, ..._/ * 
X3 X4 © X I X X * 
X1 X3 X X X X 
X-z. .X3 ® X X X * -
The neoeaaary prime ~licanta f'or a · hazard free circuit would be: 
X2X3;x~.;~4J"xr.1 Xi.Xi1 x~.; ~3;Xi"f4 
Thus t.'ie hazard rr- Boolean equation for the cirouit would be: 
f s ¥s + y 4 + ~x4 + x;J-4 + ~x2 + x,4 + X,zX3 + xiY4 
Figure 62 . Procedure for Obtaining a Hazard Free Boolean Equation From the Prime Implicants 
~ 
0 
4. Transient Hazards 
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signal disturbances in the combi-
national circuitry to settle before 
the state variable signal enters the 
combinational circuit. 
Include enough prime implicant terms 
in the Boolean equations representing 
the combinational circuit to allow 
each pair of adjacent inputs to the 
circuit to be represented by at least 
one prime implicant term. 
Perhaps the most important aspect of implementing a physical 
asynchronous circuit with bounded stray delay logic elements is the 
ability to recognize and eliminate the different type hazards which can 
occur in the circuit~ If the designer possesses this hazar_ci recognition 
and elimination ability, then only the rate of external input change. 
need be controlled to assure a safe operating circuit design. The 
important implication of hazard elimination is that the operational 
timing of the logic elements which comprise the circuit (except for the 
feedback delay elements) does not have to be controlled as long as the 
elements operate within the limits of their bounded stray delays. 
APPENDIX D 
SEPARATION BUBBLE VOLUME DETERMINATION 
The separation bubble volume for the jet detachment calculations in 
Chapter VI can be approximated from the basic geometry of the bistable 
jet amplifier shown in Figure 63. The power jet of the amplifier is 
assumed to be deflected by angle~ by the control flow. From Figure 63, 
and 
Also: 
• • • 
Equation (D-1) then gives 
.... l. R :;:::.· X.1t + :2.X~ DslNot. -f- D 
~(oco.s? + XR S/Al{f/+o<) 





Figure 63. Geometry for t·on Determina 1 Bubble Volume 
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VOLUME 
_fL = (~) ,_ + :Z (%f)(-&) S/NP( + {£t 
w ~(£cos¢ +fE- s.w(¢-r (;(.)) 
Again, from Figure 6? 
The angle, f, can be obtained from the relationship, 
cos~= X1,1. = xR c.o.s &1( - l(s/AJ ¢ 
R R 
or 
Nondimensionalizing with w gives 
ti, -J[)(R.. COSrJ.... - i SIN? J T = C0.5 -=-w:;........ ______ _ 
.. R , 
uT 
The angle, P<',t,, can then be defined as 
-,E X R c.o.s o(. - .!i s IN fi 
~~ : ,JL -f- t/ - C:.05 W w 
:z. ~ J 











h ; XR - /:)TAN¢ 
cos¢ 
h ::. R S/A/ ( o<. + ¢ ) 
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(D-8) 
Employing Equation (D-8), the separation bubble volume equation can be 
expressed by 
Introducing nondimensional parameters into the equation gives 
Now let 
zg = ~ l (! ( c( R + (-;1, / ~ (p + ~ t ~ 2 tj; ,a_'J1 ct. 
-( :R -~~{j )(! ~<o( + ~))] 
;:;( ¢ 1 X«) == (-~frx R. + (!};(bi, tj; + ({;{~¢ &.rL 
-( >;:; - -B!;/ )(i ~(rt+~ J) 
The bubble volume 0,9.n then be given by 
(D-9) 
(D-10). 
The deflection of the power jet by the cont!•ol flow is assumed to 
be a function of the ratio of the control flow momentum to the power 
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jet flp111 momentum. Preliminary experimental determinations indicated 
that this momentum function could be expressed as 
where: J - control flow momentum 
C 
J - supply flow momentum 
s ... 
~ - jet deflection angle. 
If the width of the control port is assumed equal to power no~zle 
width, then the defection angle can be expressed as 
t/ ~ -I{!-) ::: ~-,q~ - fd, 
where: qc - control flow 
q - power jet supply flow. s 
(P-11) 
(D-12) 
Equations (D;,.3), (D.:.6), (D-12) can be employed to calculate the separa.;. 
tion bubble volume given by Equation (D-10) for given amplifier geometry 
and control. flow • 
. "'. 
APPENDIX E 
COMPUTER PROGRAM FOR COMPUTING 
JET DETACHMENT TIME 
.. 
The computer program listed on the following pages can be used to 
calculate the detachment time of wall attached jet for imperfect non~ 
step control flow inputs. The calculation procedure is described in 
detail in Chapter VI. 
The input to the program is as follows: 
DATA. CARD l: 
All of the following vari~bles are in floating point 
form with a field width of 10 with 3 decim~s. 
D OFFST - Nondimensional inclined wall offset;-. w 
L XWALL - Nondimensional inclined wall length;-. w 
ALPHA - Angle of wall inclination, radians; o<.. 
RATl - Dummy variable. 
DATA CARD 2: 
The following variables are floating point variables 
with a field width of 10 with 3 decimals. 
QMAG - Nondimensional control flow signal magnitude; 
TDRS - Nondimensional control flow signal rise time; 
2 q6 t;~. 
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DATA CARD 3: 
The first five of the following variables are 
floating point variables with a field width of 
10 with 3 decimals. The sixth variable in the 
card is a fixed point number which must be 
right justified in a field width of fouro 
DEL - Increment of jet reattachment 
locations; x2 - x1 o 
TDI - Dimensionless time increment; 
tD - tD • 
2 1. 
TDII - Initial value of dimensionless time 
correction factor. 
DELTD - Dummy variable. 
DEJ:,Q ~ Dummy variable. 
N - Number of points to be taken in the 
numerical integration procedure. 
· DA.TA .CARD 4: 
All of the following variables are in floating 
point form with a field width of 10 with 3 
decimals. 
X0, X1, x2, x3, x4, x5, x6 ~ Dimensionless 
values of the reattachment location 
DATA CARD 5: 
at which the entrained flow function 
is defined; XR/w. 
All of the following variables are in floating 
pq:i.nt form with a field width of 10 with 3 decimals. 
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Q0, Q1, Q2, Q3, Q4, Q5, Q6 - Dimensionless values 
. of the entrained flow magnitudes at the 
reattachment locations identified on 
DATA CARD 4; qc/q. 
s 
DATA CARD 6: 
The following variables are in floating point form 
with a field width of 10 with 3 decimals. 
TDRSL - The limiting value of control flow 
signal rise time; 2 qst/w~. 
QMAGL - The limiting value of control flow 
signal magnitude; qc/q. s 
The output of the program is as follows: 
LINE 1: 
The following variables are written as floating 






- Nondimensional inclined wall offset;-. 
w 
L - Nondimensional inclined wall length; • 
w 
ALPHA - Angle of wall inclination, radians;DC, 
RATl - Dummy varia.ble. 
QMAG - Nondimensional control flow signal 
magnitude, qc/q. 
s 
XLIMIT - Steady-state jet detachment location; 
X R/w. 
The following variable is written as a fixed point 
number. 
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N - Number of points that was taken in the 
numerical integration procedure. 
LINE 3: 
The following numbers are written as floating 
point numbers with a field width of 10 and 3 
decimals. 
TOTD - Calculated dimensionless jet detachment 
time, 2 qs t /w'-. 
TDRS - Nondimensional control flow signal rise 
time, 2 qs t/w;z,. 
~20 





















1COl3l ,CQC4l ,CQC5) ,C0(6l ,CQ(7).) 
500 TOTD=C.•O 
XA(ll=XO 





















GO TO 111 
109 !.K=2 
111 IFCIK-JKKlll6,112,ll6 
112 GO TO Cll3,114l,IK 
113 TDl=TDI-TDII/TNI 





























. SUBROUTINE XSWITlOFFST,XWALL,ALPHA,ALIMXJ· 
Si =ATAN( (OFFST+XWALL *SIN ( ALPHA I l /( XWALL*COS (ALPHA l j l 
ALIMX=~WALL*lO.OB*57.3*S1-0o5i . 
lf(XWALL-ALIMXl20,2b,21 
20 ALIMX=XW~LL . 





180 FORMAT!BF10o4J . 













A5=(RATW**21*ALPR . . 
V_OLFUN=A5+A4+A3-A2*RA TW*S I~ l ALPHA+A l l 














GO TO 6 















!Oil CALL l;lVOLlALPHA,OFFST,XRAV,TI ,QMAG,TDRS,DFVX,DFVQ,QCON,.DQTO) 








TI mT I+H 
JR=l 
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